/N/X//N (AMLCD) Supply

General Description

Applications

The MAX1664 integrates power-supply and backplane drive circuitry for active-matrix thin-film-transistor (TFT) liguid crystal displays. Included are a single-output, pulsewidth-modulation boost converter (0.25 Ω switch), a dual-output (positive and negative) gate-driver supply using one inductor, an LCD backplane driver, and a simple phase-locked loop to synchronize all three outputs.

High switching frequency (1MHz nominal) and phaselocked operation allow the use of small, minimumheight external components while maintaining low output noise. A +2.8V to +5.5V input voltage range allows operation with any logic supply. Output voltages are adjustable to +5.5V (DC-DC 1) and to +28V and -10V (DC-DC 2). The negative output voltage can be adjusted to -20V with additional components. Also included are a logic-level shutdown and a "Ready" output (RDY) that signals when all three outputs are in regulation.

The boost-converter operating frequency can be set at 16, 24, or 32 times the backplane clock. This flexibility allows a high DC-DC converter frequency to be used with LCD backplane clock rates ranging from 20kHz to 72kHz. The MAX1664 is supplied in a 1.1mm-high TSSOP package.

> LCD Modules LCD Panels



M/IXI/M

Maxim Integrated Products 1

Active-Matrix Liquid Crystal Display

Features

- Integrates All Active Circuitry for Three DC-DC Converters
- Ultra-Small External Components (ceramic capacitors, 2µH to 5µH inductors)
- DC-DC Converters Phase-Locked to Backplane **Frequency for Lowest Noise**
- Low Operating Voltage (down to +2.8V)
- Adjustable Output Voltage from VIN to +5.5V
- Load Currents Up to 500mA
- Adjustable TFT Gate Driver Output: Positive, VIN to +28V Negative, 0 to -10V (-20V with added components)
- Includes 0.35Ω Backplane Driver
- 1µA Shutdown Current
- Power-Ready Output Signal

Ordering Information

	J	
PART	TEMP. RANGE	PIN-PACKAGE
MAX1664CUP	0°C to +70°C	20 TSSOP

Typical Operating Circuit



For free samples & the latest literature: http://www.maxim-ic.com, or phone 1-800-998-8800. For small orders, phone 408-737-7600 ext. 3468.

ABSOLUTE MAXIMUM RATINGS

RDY, IN, BPV DD to GND	0.3V to +6V
FB2-, PGND1, PGND2 to GND	±0.3V
LX1 to PGND1	0.3V to +6V
BPV _{SS} to GND	3.3V to +0.3V
BPVDD to BPVss	0.3V to +6V
BPDRV to BPV _{SS}	0.3V to (V _{BPVDD} + 0.3V)
LX2P to INP	15V to +0.3V
LX2N to PGND2	0.3V to +30V
SHDN, INP, FB1, FB2+, REF, PLLC,	
BPCLK, FPLL to GND	0.3V to (V _{IN} +0.3V)

RDY Sink Current	20mA
LX2P, LX2N Peak Switch Currents	±750mA
Continuous Power Dissipation ($T_A = +70^{\circ}C$)	
20-Pin TSSOP (derate 7mW/°C above+70°C)	559mW
Operating Temperature Range09	°C to +70°C
Junction Temperature	+150°C
Storage Temperature Range	C to +160°C
Lead Temperature (soldering, 10sec)	+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

 $(V_{IN} = V_{INP} = 3.3V, \overline{SHDN} = IN, V_{BPVDD} = 4V, V_{BPVSS} = -1V, PGND1 = PGND2 = FPLL = GND, f_{BPCLK} = 30kHz, T_A = 0^{\circ}C$ to +70°C, unless otherwise noted. Typical values are at T_A = +25°C.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Input Supply Range	VIN		2.8		5.5	V
Undervoltage Lockout Threshold	Vuvlo		2.5		2.8	V
Quiescent Current	IQ	$V_{FB1+} = V_{FB2+} = 1.3V$, $V_{FB2-} = -0.1V$; $I_{IN} + I_{INP}$		0.5	2	mA
Shutdown Current	I _{SD}	$\overline{\text{SHDN}} = \text{GND}, \text{V}_{\text{IN}} = 5.5\text{V}; \text{I}_{\text{IN}} + \text{I}_{\text{INP}}$		0.01	10	μA
DC-DC 1 (PWM MAIN OUTPUT))					
Output Voltage Range	Vout1		VIN		5.5	V
		FPLL = GND	3	32 x f _{BPCL}	K	
Operating Frequency	fop1	FPLL = REF	2	24 x fBPCLK		
		FPLL = IN	16 x f _{BPCLK}			
FB1 Regulation Voltage	V _{FB1}	0 < I _{LX1} < 1.2A	1.2125	1.2500	1.275	V
FB1 Input Bias Current	I _{FB1}	$V_{FB1} = 1.3V$			100	nA
LX1 On Resistance	RON(LX1)			0.25	0.5	Ω
LX1 Leakage Current	I _{LKG(LX1)}	$V_{LX1} = 6V$		0.1	10	μΑ
LX1 Peak Current Limit	ILIM(LX1)		1.2	1.5	1.8	A
Power-Ready Trip Level	VTH_RDY	Rising edge, 2% hysteresis	1.091	1.125	1.159	V
DC-DC 2 (PFM)			·			
Positive Output Voltage Range	Vout2+		VIN		28	V
Negative Output Voltage Range	Vout2-		-10		0	V
		FPLL = GND	16 x fBPCLK			
Maximum Operating Frequency	fop2(MAX)	FPLL = REF	L = REF 12 x f _{BPCLK}		К	Hz
		FPLL = IN		8 x fbpclk	<	

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{IN} = V_{INP} = 3.3V, \overline{SHDN} = IN, V_{BPVDD} = 4V, V_{BPVSS} = -1V, PGND1 = PGND2 = FPLL = GND, f_{BPCLK} = 30kHz, T_A = 0°C to +70°C, unless otherwise noted. Typical values are at T_A = +25°C.)$

PARAMETER	SYMBOL	CONE	DITIONS	MIN	TYP	MAX	UNITS
FB2+ Regulation Voltage	V _{FB2+}			1.225	1.25	1.275	V
FB2- Regulation Voltage	V _{FB2} -			-15	0	15	mV
FB2+, FB2- Input Bias Current	I _{FB2+} , I _{FB2-}	V _{FB2+} = 1.3V, V _{FB2-} =	-0.1V	-100		100	nA
LX2N, LX2P On-Resistance	Ron(lx2n), Ron(lx2p)				0.9	1.7	Ω
LX2N, LX2P Leakage Current	I _{LKG} (LX2N), I _{LKG} (LX2P)	VLX2N = 28V, VLX2P	= -10V		0.05	10	μA
FB2- Power-Ready Trip Level	VTH(RDY)	Falling edge, 40mV hy	/steresis	85	120	165	mV
FB2+ Power-Ready Trip Level	V _{TH(RDY)}	Rising edge, 40mV hy	steresis	1.091	1.125	1.159	V
BACKPLANE DRIVER							
BPV _{DD} Supply Range	VBPVDD			2.5		5.5	V
BPVss Supply Range	VBPVSS			-3		0	V
BPV _{DD} to BPV _{SS} Voltage Range	VVDD to VSS			2.5		5.5	V
BPVDD Shutdown Current	ISHDN(BP)	SHDN = GND			0.1	10	μA
BPDRV On-Resistance	RON(BPDRV)	Source and sink			0.35	0.7	Ω
BPDRV Leakage Current	ILKG(BPDRV)	SHDN = GND	SHDN = GND			10	μA
BPV _{DD} Supply Current	IIN(BPVDD)	VBPCLK = 0 or 3.3V			80	200	μA
BPCLK Input Low Voltage	VIL(BPCLK)					0.3 x V _{IN}	V
BPCLK Input High Voltage	VIH(BPCLK)			0.7 x V _{IN}			V
BPCLK Input Current	IIN(BPCLK)				0.01	1	μA
PLL							
VCO Center Frequency (Note 1)	f _C	PLLC = REF, BPCLK =	= GND	1.63	1.92	2.20	MHz
		$C_{PLLC} = 22nF$	FPLL = GND	20		36	
BPCLK Input Frequency Range	f BPCLK	$R_{PLLC} = 100 k\Omega$	FPLL = REF	27		48	kHz
Range		$C_{SHUNT} = 2.2nF$	FPLL = IN	40		72	
Reference Voltage	VREF	$-2\mu A < I_{REF} < 50\mu A$		1.225	1.250	1.275	V
Undervoltage Lockout	VREF(UVLO)			0.90	1.05	1.20	V
LOGIC SIGNALS							
SHDN Input Low Voltage	VIL(SHDN)	(0.10 x V _{IN}) typical hy	steresis			$0.3 \times V_{\text{IN}}$	V
SHDN Input High Voltage	VIH(SHDN)			0.7 x V _{IN}			V
SHDN Input Current	IIN(SHDN)				0.01	1	μA
FPLL Input Current	IIN(FPLL)	FPLL = GND or IN			0.01	1	μA
RDY Output Low Voltage	Vol(RDY)	ISINK = 2mA			0.05	0.4	V
RDY Output High Leakage	ILKG(RDYOH)	$V_{RDY} = 5.5V$			0.01	1	μA

Note 1: DC-DC 1 operates at one-half of the V_{CO} frequency (f_C / 2).

MAX1664



M/IXI/N

MAX1664

4

Typical Operating Characteristics (continued)

($f_{BPCLK} = 22.5$ kHz, FPLL = GND, L1 = 3.3 μ H, L2 = 4.7 μ H, T_A = +25°C, unless otherwise noted.)

800

600

400

200

0

0 10 20 30

1 X 1

LX2P

40 50 60

TEMPERATURE (°C)

BPDRV N-CHANNEL

70 80 90

BPDRV P-CHANNEL



MAX1664

5

FALL TIME

CLOAD FROM

0.1

BPDRV TO GNE

RISE TIME

LOAD CAPACITANCE (µF)

0.01

150

100

50

0 0.001



M/IXI/M

6

MAX1664

_Pin Description

PIN	NAME	FUNCTION	
1 114			
1	SHDN	Shutdown Input. Drive low to enter shutdown mode. Drive high or connect to IN for normal operation. All IC sections are off when SHDN is low.	
2	RDY	Ready Indicator Output, DC-DC 1 and DC-DC 2. Open-drain N-channel output becomes high impedance when all three outputs are within 10% of regulation.	
3	3 FB1 Regulator Feedback Input, DC-DC 1. Regulates to 1.25V nominal.		
4	REF	Internal Reference Output. Connect a 0.22µF capacitor from this pin to GND. REF can source up to 50µA.	
5	GND	Analog Ground. Connect to PGND1 and PGND2. See Supply Connections and Layout section.	
6	IN	Supply Input to the IC. The input voltage range is +2.8V to +5.5V.	
7	FB2-	Regulator Feedback Input for Negative Output, DC-DC 2. Regulates to 0V nominal.	
8	FB2+	Regulator Feedback Input for Positive Output, DC-DC 2. Regulates to 1.25V nominal.	
9 PLLC PLL Compensation. Connect compensation network as in Figure 4.		PLL Compensation. Connect compensation network as in Figure 4.	
10 BPV _{SS} Backplane Driver Negative Supply. Typically connected to PGND1. May be connected		Backplane Driver Negative Supply. Typically connected to PGND1. May be connected to a separate supply.	
11	BPDRV	Backplane Driver Output	
12	BPVDD	Backplane Driver Positive Supply. Typically connected to V _{OUT1} of DC-DC 1. May be connected to a separate supply.	
13	BPCLK	Backplane Driver Clock Input. See Table 1 for input frequency ranges.	
14	INP	DC-DC 2 Power Input. Source of Internal LX2P P-channel MOSFET.	
15	LX2P	Drain of Internal LX2P P-Channel MOSFET	
16	LX2N	Drain of Internal LX2N N-Channel MOSFET	
17	PGND2	Power Ground 2. Connect to PGND1. Source of internal LX2N N-channel MOSFET.	
18	PGND1	Power Ground 1. Connect to PGND2. Source of internal LX1 N-channel MOSFET.	
19	LX1	Drain of Internal LX1 N-Channel MOSFET	
20	FPLL	Sets the BPCLK input frequency range for PLL synchronization. Connect to GND, REF, or IN. See Table 1.	



Figure 1. Functional Diagram

Detailed Description

The MAX1664 combines power supply and backplane drive circuitry for active matrix thin-film-transistor (TFT) liquid crystal displays (LCD) into one IC. Included are a pulse-width-modulation (PWM) boost converter, a dualoutput (positive and negative) converter using one inductor, an LCD backplane driver, and a phaselocked loop (PLL) to synchronize all three outputs to the backplane clock.

A high switching frequency (1MHz nominal) and phaselocked operation allow the use of small, minimumheight external components while maintaining low output noise. Output voltages are adjustable to +5.5V (DC-DC 1) and to +28V and -10V (DC-DC 2). The negative output voltage can be set to as low as -20V with additional components.

The frequency ratio between the DC-DC 1 converter and the backplane clock can be set to 16, 24, or 32. This flexibility allows high DC-DC converter frequencies to be used with LCD backplane clock rates ranging from 20kHz to 72kHz.

Start-Up

At start-up, both converters remain disabled until VREF reaches 90% of its nominal value. VOUT1 is activated first. Once VOUT1 is regulated, VOUT2- is enabled. VOUT2+ is held at 0 until VOUT2- is within 90% of its regulation target. All three outputs power up in a similar order when power is applied or when coming out of shutdown. See the Out-of-Shutdown Sequence photo in the *Typical Operating Characteristics* section.

DC-DC 1 Boost Converter

DC-DC 1 uses a current-mode boost PWM architecture to produce a positive regulated voltage, adjustable from 3V to 5.5V (but not less than V_{IN}). This converter uses an internal N-channel MOSFET with a maximum on-resistance of 0.5 Ω . Cycle-by-cycle peak current limiting protects the switch under fault conditions. Upon start-up, DC-DC 1 is the first converter to be enabled.



FPLL	^f BPCLK (kHz)	^f DC-DC 1 (kHz)	^f DC-DC 2 MAX (kHz)	fdC-dC 1: fbpclk	fdc-dc 2 Max: fbpclk	N*
IN	40 to 72	640 to 1152	320 to 576	16:1	8:1	32
REF	27 to 48	640 to 1152	320 to 576	24:1	12:1	48
GND	20 to 36	640 to 1152	320 to 576	32:1	16:1	64

Table 1. Switching Frequency Options

*See Figure 2

Fixed-frequency, current-mode operation ensures that the switching noise exists only at the operating frequency and its harmonics. The switching frequency is phase locked to the backplane clock input. Table 1 illustrates the possible switching-frequency options.

DC-DC 2 Dual Outputs

DC-DC 2 uses a synchronized, fixed on-time PFM architecture to provide the positive and negative output voltages that allow the driver ICs to turn the TFT gates on and off. When pulses occur, they are synchronized to DC-DC 1, thereby minimizing converter interactions and subharmonic interference.

The DC-DC 2 inductor current is always discontinuous, enabling the dual outputs to be regulated independently. This allows one output to be at 100% load while the other is at no load.

DC-DC 2 Operation

In normal operation, DC-DC 2 alternates between charging the negative and positive outputs (Figure 1). During the first half-cycle of the PFM clock period, both the N-channel and P-channel MOSFETs turn on, applying the input supply across inductor L2. This causes the inductor current to ramp up at a rate proportional to VINP. During the second half-cycle, the P-channel MOSFET turns off and the inductor transfers its energy into the negative output filter capacitor.

Assuming that the energy transfer is completed during this second half-cycle and the inductor current ramps down to zero, the process is repeated for the positive output during the next clock cycle. During the first half of the second clock cycle, both the N-channel and Pchannel MOSFETs turn on again. The current in the inductor again rises at the same rate. During the second half of the second clock cycle, the N-channel MOSFET is turned off and this time the inductor energy transfers to the positive output filter capacitor.

During conditions of heavy loads, DC-DC 2 will continue to operate in this manner, alternately delivering pulses to the negative and positive outputs. For lighter loads, the controller may skip one or more cycles of either polarity, thereby keeping the outputs in regulation. See Table 1 for the relationship between the maximum DC-DC 2 pulse frequency and the backplane clock frequency.

Outputs with Low Step-Up or Inversion Ratios For DC-DC 2 output voltage setpoints, which require minimum step-up or inversion ratios (for example, $V_{OUT+} < 6V$ or $V_{OUT-} > -3V$, when $V_{INP} = 5V$), more than one half-cycle may be required to transfer the inductor energy to the appropriate output filter capacitor. In such cases, subsequent conversion cycles are delayed, as necessary, by one or more PFM clock cycles to preserve discontinuous mode operation.

Backplane Driver

The MAX1664 provides a low-impedance backplane driver, as shown in Figure 1, that level-translates the BPCLK signal from a logic level to BPV_{DD}/BPV_{SS} levels. The backplane driver consists of an N-channel/P-channel complementary pair of high-current MOSFETs. These devices drive BPDRV to either BPV_{DD} or BPV_{SS} when BPCLK goes either high or low, respectively. The switches have a maximum on-resistance of 0.7 Ω with a typical propagation delay of 50ns. Power for the backplane driver can be taken from the output of DC-DC 1, V_{OUT1}, as shown in the *Typical Operating Circuit*.

Phase-Locked Loop

The MAX1664 contains an on-board PLL to synchronize the PWM and PFM converter clocks to the backplane clock (Figure 2). This will minimize noise and interference. The PLL is a frequency-multiplying type, generating a nominal 1MHz clock signal for DC-DC 1 and a nominal 500kHz clock for DC-DC 2. Three input frequency ranges, spanning 20kHz to 72kHz, permit synchronization over a broad range of backplane clock input frequencies while maintaining optimal conversion frequencies (Table 1).





MAX1664



Figure 2. Internal PLL Operation within the MAX1664

The heart of the PLL is the VCO, which is trimmed to a nominal frequency of 1.92MHz for a control voltage (at the PLLC pin) of 1.250V. This high-frequency internal clock is divided digitally with a division ratio selected by pin-strapping FPLL to GND, REF, or IN. This divided clock is compared to the backplane clock by an internal phase comparator (rising-edge triggered). The phase detector in turn adjusts the VCO control voltage until the two frequencies (and phases) match. This feedback loop is compensated at the PLLC pin.

In some applications, the backplane clock may be halted for several cycles between screen scans or may not be immediately applied on power-up. The PLL contains a proprietary phase-detector architecture that minimizes frequency error during clock dropouts of more than two cycles and re-establishes lock immediately when the clock resumes.

Ready Indicator (RDY)

The RDY pin has an open-drain output and indicates when all three outputs are in regulation. The open-drain output becomes high impedance when all three converter outputs are within 10% of their regulation setpoints.

Design Procedure and _Component Selection

Output Voltage Selection

The three output voltages as well as the DC bias for the backplane clock are adjustable on the MAX1664, as shown in Figure 3. Set each output using two standard 1% resistors to form a voltage divider between the selected output and its respective feedback pin. Use the following equations to calculate the resistances.



Figure 3. Output Voltage Selection

DC-DC 1 Output

For V_{OUT1} = 5V, typical values are R2 = 100k Ω and R1 = 301k Ω . To set V_{OUT1} to another voltage, choose R2 = 100k Ω and C_{FB1} = 50pF, and calculate R1 as follows:

$$R1 = R2\left(\frac{V_{OUT1}}{V_{FB1}} - 1\right)$$

DC-DC 2 Positive Output

For $V_{OUT2+} = 15V$, typical values are R8 = 49.9k Ω and R7 = 549k Ω . To set V_{OUT2+} to another voltage, choose R8 = 49.9k Ω and calculate R7 as follows:

$$R7 = R8\left(\frac{V_{OUT2+}}{V_{FB2+}} - 1\right)$$

DC-DC 2 Negative Output

For the negative output voltage, the FB2- threshold voltage is 0. For V_{OUT2-} = -5V, typical values are R5 = 49.9k Ω and R6 = 200k Ω . To set V_{OUT2+} to another voltage, choose R5 = 49.9k Ω and calculate R6 as follows:

$$R6 = R5 \left| \frac{V_{OUT2-}}{V_{REF}} \right|$$

DC Bias for the Backplane Driver

For VDCBIAS = VBPVDD/2, typical values are R3 = R4 = $100k\Omega$. To set the DC bias to a different value, choose R4 and calculate R3 as follows:

$$R3 = R4 \left(\frac{V_{BPVDD} - V_{BPVSS}}{V_{DCBIAS} - V_{BPVSS}} - 1 \right)$$



Figure 4. Detailed Typical Operating Circuit

Inductor Selection

The optimum inductor value for L1 is 3.3μ H, as shown in Figure 4. Inductors with less than $300m\Omega$ DC series resistance are recommended to achieve the highest efficiency. Using a larger value for L1 (e.g., 4.7μ H) increases the output current capability of DC-DC 1 (by reducing the peak ripple current) at the expense of size and the additional output filter capacitance needed for loop stability.

For DC-DC 2, at large input voltages (i.e., 5V) and low switching frequencies (i.e., \leq 400kHz), the value of L2 should be increased (e.g., 6.8µH or 10µH) to limit the peak current. In some cases it may be necessary to reduce the value of L2 to increase the output current capability of DC-DC 2 (Table 2). The relationship between input voltage, output voltage, switching frequency, inductor value, and maximum load current for DC-DC 2 is complex and nonlinear. This relationship is summarized in Table 2. The L2 equation is as follows:

$$L2 > \frac{V_{INP} - [R_{ON(LX2P)} + R_{ON(LX2N)} + R_{L2}] \frac{(I_{PEAK})}{2}}{I_{PEAK} \times 2(f_{DC-DC 1})}$$

where:

Internal MOSFET on-resistance: $R_{ON(LX2P)} = R_{ON(LX2N)} = 0.9\Omega$ typical External inductor DC resistance: $R_{L2} = 0.3\Omega$ typical Inductor peak current: $I_{PEAK} = 700$ mA (750mA absolute maximum)

Due to the MAX1664's high switching frequency, inductors with a high-frequency core material such as ferrite are recommended. Powdered iron compounds are not recommended due to their higher core losses. Typical small-size, low-profile inductors include the ILS-3825 (Dale Electronics-Vishay) and the CLQ61B (Sumida). These inductors are primarily used for DC-DC converters with low height requirements. See Table 3 for more information on manufacturers who provide low-profile inductors.

MAX1664

V _{OUT2+} (V)	V _{OUT2-} (V)	V _{IN} (V)	^f BPCLK (kHz)	L2 (µH)	IOUT2+(MAX) (mA)	I _{OUT2-(MAX)} (mA)	fdc-dc 2(MAX) (kHz)	INDUCTOR PEAK CURRENT* (mA)
+15	-5	3.0	22.5	4.7	6	15	360	375
+15	-5	3.0	22.5	2.7	8	23	360	585
+15	-5	3.3	22.5	4.7	7	19	360	425
+15	-5	3.3	22.5	2.7	10	27	360	643
+15	-5	4.5	22.5	4.7	15	35	360	550
+15	-5	5.0	22.5	4.7	20	43	360	600
+20	-10	3.0	22.5	4.7	3	6	360	385
+20	-10	3.0	22.5	2.7	5	10	360	585
+20	-10	3.0	25.0	4.7	2	5	400	340
+20	-10	3.0	25.0	2.7	4	8	400	530
+20	-10	3.0	30.0	4.7	3	4	480	300
+20	-10	3.0	30.0	2.7	3	6	480	451
+20	-10	3.3	22.5	4.7	4	8	360	425
+20	-10	3.3	22.5	2.7	6	12	360	643
+20	-10	3.3	25.0	4.7	4	7	400	370
+20	-10	3.3	25.0	2.7	6	10	400	583
+20	-10	3.3	30.0	4.7	4	5	480	340
+20	-10	3.3	30.0	4.7	4	8	480	496
+20	-10	4.5	22.5	4.7	9	16	360	580
+20	-10	4.5	25.0	4.7	8	14	400	500
+20	-10	4.5	30.0	4.7	8	12	480	450
+20	-10	4.5	30.0	2.7	10	17	480	679
+20	-10	5.0	22.5	4.7	11	20	360	640
+20	-10	5.0	25.0	4.7	10	18	400	550
+20	-10	5.0	30.0	4.7	10	15	480	500

Table 2. Typical DC-DC 2 Operation

*Note: Absolute maximum peak current at LX2P and LX2N is 750mA.

Diode Selection

The MAX1664's high switching frequency requires fast diodes. Schottky diodes such as the MBR0520L and MBR0540L (Motorola) are recommended because they have the necessary power ratings in a low-height SOD-123 package. Also recommended is the MBRM5817 which is 1.1mm high. Use a Schottky diode with a forward current rating greater than:

$$I_F > \frac{I_{OUT} V_{OUT}}{0.9 V_{IN}}$$

For the positive output of DC-DC 2, use a Schottky diode with a voltage rating that exceeds V_{OUT2+} . For the negative output, use a Schottky diode with a rating

that exceeds V_{IN} + $\left|V_{OUT2}\right|$. See Table 3 for more information on Schottky diode manufacturers.

Filter Capacitor Selection

An output filter capacitor's ESR and size can greatly influence a switching converter's output ripple, as shown in the following equation.

$$\begin{split} & V_{\text{RIPPLE}(\text{PK}-\text{PK}) \cong I_{\text{PEAK}} \times \text{R}_{\text{ESR}} + I_{\text{OUT}} \left(\frac{t_{\text{ON}}}{C_{\text{OUT}}} \right) \\ & \text{DC} - \text{DC} \ 1 \ t_{\text{ON}} = \frac{1}{f_{\text{DC}} - \text{DC} \ 1} \left(\frac{V_{\text{OUT1}} + V_{\text{F}} - V_{\text{IN}}}{V_{\text{OUT1}} + V_{\text{F}}} \right) \\ & \text{DC} - \text{DC} \ 2 \ t_{\text{ON}} = \frac{1}{2 \ f_{\text{DC}} - \text{DC} \ 1} \end{split}$$

Ceramic capacitors are recommended because they have low ESR and the lowest profile. Typical ceramic capacitors are the C3225X5R series from TDK and JMK325 series from Taiyo Yuden. See Table 3 for more information on the manufacturers who provide surfacemount ceramic capacitors.

PLL Compensation

In most applications, the recommended compensation component values shown in Figure 4 will give optimal system performance. If no backplane clock is used, connect PLLC to REF.

MANUFACTURER	PHONE	FAX
INDUCTORS		
Dale Inductors	(605) 668-4131	(605) 665-1627
Sumida USA	(847) 956-0666	(847) 956-0702
DIODES		
Central Semiconductor	(516) 435-1110	(516) 435-1824
International Rectifier	(310) 322-3331	(310) 322-3232
Motorola	(602) 303-5454	(602) 994-6430
CERAMIC CAPACITOR	S	
Marcon/United Chemicon	(847) 696-2000	(847) 696-9278
TDK	(847) 390-4373	(847) 390-4428
Taiyo Yuden	(408) 573-4150	(408) 573-4159
Vishay/Vitramon	(203) 268-6261	(203) 452-5670

Table 3. Component Manufacturers

Applications Information

Increasing VOUT Above 5.5V

For VOUT1 output voltages above 5.5V, connect the supplemental charge pump circuit shown in Figure 5. The connection shown supplies a 10V 150mA output, but other voltages from 2 x V_{IN} to 10V can be set by selecting the appropriate values for R1 and R2 (see *DC-DC 1 Output* section). C2–C4 are shown as parallel combinations of 3.3μ F ceramic capacitors so that a 1.1mm height restriction can be met. If height is not restricted, then larger values can be used instead of parallel capacitor combinations.

3.3V to -20V Charge-Pump Configuration

For applications requiring negative voltages down to -20V, an inverting charge-pump block can be added to the V_{OUT2}- output (Figure 6). Typical values for C_F and



Figure 5. Charge Pump Configuration to Increase V_{OUT1} Above 5.5V.

 C_{OUT} are 0.47µF to 1µF and 4.7µF to 10µF, respectively. As a general rule, C_{OUT} should be ten times greater than CF. This circuit operates as follows:

- 1) During the first PFM cycle, the voltage at V1 is charged by inductor L2 to some fraction of its final steady-state voltage, in the normal manner described in the *Detailed Description*.
- 2) During the first half of subsequent PFM cycles, pin LX2P is pulled to V_{INP}, and capacitor C_F is charged to (V_{INP} + $|V_1|$ V_D), where V_D is a diode forward voltage.
- During subsequent second half-cycles when LX2P flies negatively below V1, capacitor C_F transfers some of its energy to output capacitor C_{OUT}, which then is charged to a negative voltage of approximately (VINP + 2 x |V1| - 2x VD).
- This process continues until VOUT reaches the desired voltage, as determined by the ratio of the FB2- feedback resistors.
- 5) During steady-state (in-regulation) operation, the magnitude of the voltage at LX2P is equal to $(|V_{OUT}|/2 V_{INP}/2 + V_D)$, which must be limited to less than 10V.

Supply Connections and Layout

The MAX1664 performs both precision analog and high-power switching functions. Carefully plan supply connections, bypassing, and layout. Bypass IN and INP with a 33 Ω isolation resistor (R9, Figure 4) between them. In addition, sufficient low-ESR bypassing must be provided on the INP bus to ensure stability of DC-DC 1.

A solid ground plane under the power components, with a separate ground plane under the analog nodes, is highly recommended. These ground planes should be connected at a single, quiet point. Analog reference and feedback signals should be referred to and routed over the analog ground plane. Figure 7 shows a typical layout using separate ground planes.



Figure 6. VOUT2- Voltage-Doubler Charge Pump



Figure 7a. MAX1664 Component Placement Guide



Figure 7b. MAX1664 PC Board Layout—Component Side

M/XI/M

MAX1664



Figure 7c. MAX1664 PC Board Layout—Solder Side

_Chip Information

TRANSISTOR COUNT: 838

MAX1664



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

Printed USA

_____Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600

© 1998 Maxim Integrated Products

16

is a registered trademark of Maxim Integrated Products.