





MSP430I2041, MSP430I2040 MSP430I2031, MSP430I2030 MSP430I2021, MSP430I2020

SLAS887C - SEPTEMBER 2014 - REVISED MARCH 2021



MSP430i204x, MSP430i203x, MSP430i202x Mixed-Signal Microcontrollers

1 Features

- Supply voltage range: 2.2 V to 3.6 V
- High-performance analog
 - MSP430i204x: Four 24-bit sigma-delta analogto-digital converters (ADCs) with differential PGA inputs
 - MSP430I203x: Three 24-bit sigma-delta analog-to-digital converters (ADCs) with differential PGA inputs
 - MSP430I202x: Two 24-bit sigma-delta analogto-digital converters (ADCs) with differential **PGA** inputs
- Ultra-low power consumption
 - Active mode (AM): All system clocks active 275 µA/MHz at 16.384-MHz, 3.0 V, flash program execution (typical)
 - Standby mode (LPM3): Watchdog timer active, full RAM retention 210 µA at 3.0 V (typical)
 - Off mode (LPM4): Full RAM retention 70 μA at 3.0 V (typical)
 - Shutdown mode (LPM4.5): 75 nA at 3.0 V (typical)
- Intelligent digital peripherals
 - Two 16-bit timers with three capture/compare registers each
 - Hardware multiplier supports 16-bit operations
- Enhanced universal serial communication interfaces (eUSCIs)
 - eUSCI A0
 - Enhanced UART with automatic baud-rate detection
 - IrDA encoder and decoder
 - · Synchronous SPI
 - eUSCI B0
 - Synchronous SPI
 - I²C
- Flexible power management system
 - Integrated LDO with 1.8-V regulated core supply voltage
 - Supply voltage monitor with programmable level detection

- Brownout detector
- Built-in voltage reference
- Temperature sensor
- Clock system
 - 16.384-MHz internal digitally controlled oscillator (DCO)
 - DCO operation with internal or external resistor
 - External digital clock source
- Development tools and software (also see Tools and Software)
 - EVM430-I2040S evaluation module (EVM) for metering
 - MSP-TS430RHB32A 100-pin target development board
 - MSP430Ware[™] code examples
- Wake up from standby mode in 1 µs
- 16-bit RISC architecture, up to 16.384-MHz system clock
- Serial onboard programming, no external programming voltage needed
- Available in 28-pin TSSOP (PW) and 32-pin VQFN (RHB) packages
- Device Comparison summarizes the available family members
- Featured software and reference designs
 - Energy Measurement Design Center for MSP430 MCUs application software and
 - Digital Signal Processing (DSP) Library for MSP430 Microcontrollers software libraries
 - Single Phase and DC Embedded Metering reference design
 - Three Output Smart Power Strip reference

2 Applications

- Metering
- Submetering
- Power monitoring and control
- Industrial sensors
- 1-phase AC and DC power monitoring
- 2-phase electronic meters
- Smart plugs
- Smart power strips
- Medical multiple-parameter patient monitoring

3 Description

The Texas Instruments MSP430i204x, MSP430I203x and MSP430I202x microcontrollers (MCUs) are part of the MSP430[™] Metrology and Monitoring portfolio. The architecture and integrated peripherals, combined with five extensive low-power modes, are optimized to achieve extended battery life in portable and battery-powered measurement applications. The devices feature a powerful 16-bit RISC CPU, 16-bit registers, and constant generators that contribute to maximum code efficiency. The digitally controlled oscillator (DCO) allows the devices to wake up from low-power modes to active mode in less than 5 µs.

The MSP430i204x MCUs include four high-performance 24-bit sigma-delta ADCs, two eUSCIs (one eUSCI_A module and one eUSCI_B module), two 16-bit timers, a hardware multiplier, and up to 16 I/O pins.

The MSP430I203x MCUs include three high-performance 24-bit sigma-delta ADCs, two eUSCIs (one eUSCI_A module and one eUSCI_B module), two 16-bit timers, a hardware multiplier, and up to 16 I/O pins.

The MSP430I202x MCUs include two high-performance 24-bit sigma-delta ADCs, two eUSCIs (one eUSCI_A module and one eUSCI_B module), two 16-bit timers, a hardware multiplier, and up to 16 I/O pins.

Typical applications for these devices include energy measurement, analog and digital sensor systems, LED lighting, digital power supplies, motor controls, remote controls, thermostats, digital timers, and hand-held meters.

The MSP430i204x, MSP430i203x and MSP430i202x MCUs are supported by an extensive hardware and software ecosystem with reference designs and code examples to get your design started quickly. Development kits include the EVM430-I2040S evaluation module (EVM) for metering and the MSP-TS430RHB32A 100-pin target development board. The Energy Measurement Design Center for MSP430 MCUs is provided as a rapid development tool that enables energy measurement on these devices. TI also provides free MSP430Ware™ software, which is available as a component of Code Composer Studio™ IDE desktop and cloud versions within TI Resource Explorer. The MSP430 MCUs are also supported by extensive online collateral, training, and online support through the TI E2E™ support forums.

For complete module descriptions, see the MSP430i2xx Family User's Guide.

Device Information

(1)PART NUMBER	PACKAGE	BODY SIZE(2)
MSP430i2041TPW	TSSOP (28)	9.7 mm × 4.4 mm
MSP430i2041TRHB	VQFN (32)	5 mm × 5 mm

- (1) For the most current part, package, and ordering information for all available devices, see the *Package Option Addendum* in Section 12, or see the TI website at www.ti.com.
- (2) The sizes shown here are approximations. For the package dimensions with tolerances, see the Mechanical Data in Section 12.



4 Functional Block Diagram

Figure 4-1 shows the functional block diagram for the MSP430i204x devices in the RHB package. For the functional block diagrams of all device variants and packages, see Section 9.2.




Figure 4-1. Functional Block Diagram – RHB Package – MSP430i204x

Table of Contents

1 Features	1	9.2 Functional Block Diagrams	3
2 Applications		9.3 CPU	
3 Description	<mark>2</mark>	9.4 Instruction Set	39
4 Functional Block Diagram	3	9.5 Operating Modes	40
5 Revision History	5	9.6 Interrupt Vector Addresses	4 ²
6 Device Comparison		9.7 Special Function Registers	42
6.1 Related Products	6	9.8 Flash Memory	4
7 Terminal Configuration and Functions	7	9.9 JTAG Operation	43
7.1 Pin Diagrams	7	9.10 Peripherals	4
7.2 Signal Descriptions	10	9.11 Input/Output Diagrams	49
7.3 Pin Multiplexing	12	9.12 Device Descriptor	
7.4 Connection of Unused Pins	12	9.13 Memory	
8 Specifications		9.14 Identification	
8.1 Absolute Maximum Ratings		10 Applications, Implementation, and Layout	
8.2 ESD Ratings		11 Device and Documentation Support	62
8.3 Recommended Operating Conditions	13	11.1 Getting Started and Next Steps	
8.4 Active Mode Supply Current (Into V _{CC})		11.2 Device Nomenclature	62
Excluding External Current	14	11.3 Tools and Software	
8.5 Low-Power Mode Supply Currents (Into V _{CC})		11.4 Documentation Support	
Excluding External Current	15	11.5 Support Resources	6
8.6 Thermal Resistance Characteristics	15	11.7 Electrostatic Discharge Caution	6
8.7 Timing and Switching Characteristics	16	11.8 Glossary	6
9 Detailed Description		12 Mechanical, Packaging, and Orderable	
9.1 Overview	32	Information	6



5 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from revision B to revision C

C	hanges from March 4, 2020 to March 16, 2021 Pag	ge
•	Updated the numbering format for tables, figures, and cross references throughout the document	.1
•	Updated "Featured software and reference designs" in Section 1, Features	. 1
C	nanges from revision A to revision B	
C	hanges from May 3, 2018 to March 3, 2020 Pag	ge
•	Updated Section 1, Features	.1
•	Updated Section 3, Description	. <mark>2</mark>
•	Added 2 and 4 to the SD24GAINx options in the test conditions of the "Gain error" parameter in Section 8.7.7.5, SD24 Performance, Internal Reference (SD24REFS = 1, SD24OSRx = 256)	23
•	Added 2 and 4 to the SD24GAINx options in the test conditions of the "Gain error" parameter in Section 8.7.7.6, SD24 Performance, External Reference (SD24REFS = 0, SD24OSRx = 256)	24
•	Changed the MIN values for the t _{HD,STA} , t _{SU,STA} , t _{HD,DAT} , t _{SU,DAT} , and t _{SU,STO} parameters in Section 8.7.8.6, eUSCI (I ² C Mode) Timing	30
•	Updated descriptions and links in Section 10, Applications, Implementation, and Layout	61 —
C	nanges from the initial release to revision A	
С	hanges from August 31, 2014 to May 2, 2018 Pag	ge
•	Changed the list of applications in Section 2, Applications	1
•	Added Section 6.1, Related Products	.6
•	Added typical conditions statements at the beginning of Section 8, Specifications	13
•	Added SD24 input pins and AUXVCCx pins to exception list on "Voltage applied to pins" parameter, and added SD24 input pin limits in "Diode current at pins" parameter in Section 8.1, Absolute Maximum Ratings 13	
•	Added Section 8.2, ESD Ratings	13
•	Added Section 8.6, Thermal Resistance Characteristics	15
•	Changed the MAX value of the t _{WAKE-UP-LPM4} parameter from 35 µs to 45 µs in Section 8.7.3.1, <i>Wake-up Times From Low Power Modes</i>	17
•	Added the CAUTION that begins "The CPU will lock up if" in Section 9.3, CPU	38



6 Device Comparison

Table 6-1 summarizes the available family members.

Table 6-1. Device Comparison

DEVICE ⁽¹⁾	FLASH (KB)	SRAM (KB)	SD24 CONVERTERS	MULTIPLIER	Timer_A ⁽²⁾	eUSCI_A: UART, IrDA, SPI	eUSCI_B: SPI, I ² C	I/O	PACKAGE
MSP430i2041	32	2	4	1	3, 3	1	1	16	32 RHB
1013F43012041	32	2	4	ľ	3, 3	1	l l	12	28 PW
MSP430i2040	16	4	4	1 3, 3	2.2	1	1	16	32 RHB
W3F430I2040	10	'	4	'	3, 3	'	'	12	28 PW
MSP430i2031	32	2	3	1	3, 3	1	1	16	32 RHB
W3F430I2031	32	2	3	'	3, 3	'	ļ .	12	28 PW
MSP430i2030	16	1	3	1	3, 3	1	1	16	32 RHB
W3F430I2030	10	'	3	3, 5	3, 3	ļ .	12	28 PW	
MSP430i2021	32	2	2	1	3, 3	1	1	16	32 RHB
1013F43012021	32	2	2	'	3, 3	ľ	ļ.	12	28 PW
MSP430i2020	16	1	2	1	3, 3	1		16	32 RHB
WISF43012020	10	'	2		٥, ٥		 	12	28 PW

⁽¹⁾ For the most current part, package, and ordering information for all available devices, see the *Package Option Addendum* in Section 12, or see the TI website at www.ti.com.

6.1 Related Products

For information about other devices in this family of products or related products, see the following links.

TI 16-bit and 32-bit microcontrollers

High-performance, low-power solutions to enable the autonomous future

MSP430 ultra-low-power sensing and measurement microcontrollers

One platform. One ecosystem. Endless possibilities.

Reference designs for MSP430i2041

Find reference designs leveraging the best in TI technology to solve your system-level challenges. All designs include a schematic, test data and design files.


⁽²⁾ Each number in the sequence represents an instantiation of Timer_A with its associated number of capture compare registers and PWM output generators available. For example, a number sequence of 3, 5 would represent two instantiations of Timer_A, the first instantiation having 3 and the second instantiation having 5 capture compare registers and PWM output generators, respectively.



7 Terminal Configuration and Functions

7.1 Pin Diagrams

Figure 7-1 shows the pin assignments for the MSP430i2041 and MSP430i2040 devices in the RHB package.



NOTE: TI recommends connecting the thermal pad on the RHB package to DVSS.

Figure 7-1. 32-Pin RHB Package (Top View) - MSP430i2041, MSP430i2040

Figure 7-2 shows the pin assignments for the MSP430i2041 and MSP430i2040 devices in the PW package.





Figure 7-2. 28-Pin PW Package (Top View) - MSP430i2041, MSP430i2040



Figure 7-3 shows the pin assignments for the MSP430i2031 and MSP430i2030 devices in the RHB package.




NOTE: TI recommends connecting the thermal pad on the RHB package to DVSS.

NOTE: TI recommends connecting NC pins to AVSS.

Figure 7-3. 32-Pin RHB Package (Top View) - MSP430i2031, MSP430i2030


Figure 7-4 shows the pin assignments for the MSP430i2031 and MSP430i2030 devices in the PW package.



NOTE: TI recommends connecting NC pins to AVSS.

Figure 7-4. 28-Pin PW Package (Top View) - MSP430i2031, MSP430i2030

Figure 7-5 shows the pin assignments for the MSP430i2021 and MSP430i2020 devices in the RHB package.




NOTE: TI recommends connecting the thermal pad on the RHB package to DVSS.

TI recommends connecting NC pins to AVSS.

Figure 7-5. 32-Pin RHB Package (Top View) - MSP430i2021, MSP430i2020

Figure 7-6 shows the pin assignments for the MSP430i2021 and MSP430i2020 devices in the PW package.



TI recommends connecting NC pins to AVSS.

Figure 7-6. 28-Pin PW Package (Top View) - MSP430i2021, MSP430i2020



7.2 Signal Descriptions

Section 7.2 describes the signals for all device variants and package options.

Table 7-1. Signal Descriptions

				-1. Signal Descriptions		
TERMINAL						
NAME). ⁽²⁾	I/O ⁽¹⁾	DESCRIPTION		
	PW	RHB		272		
A0.0+	1	1	I	SD24 positive analog input A0.0 ⁽³⁾		
A0.0-	2	2	I	SD24 negative analog input A0.0 ⁽³⁾		
A1.0+	3	3	I	SD24 positive analog input A1.0 ⁽³⁾		
A1.0-	4	4	I	SD24 negative analog input A1.0 ⁽³⁾		
A2.0+	5	5	I	SD24 positive analog input A2.0 ⁽³⁾ (4)		
A2.0-	6	6	I	SD24 negative analog input A2.0 ⁽³⁾ (4)		
A3.0+	7	7	I	SD24 positive analog input A3.0 ⁽³⁾ ⁽⁴⁾ ⁽⁵⁾		
A3.0-	8	8	I	SD24 negative analog input A3.0 ⁽³⁾ ⁽⁴⁾ ⁽⁵⁾		
VREF ⁽⁶⁾	9	9	I	SD24 external reference voltage input		
AVSS	10	10		Analog supply voltage, negative terminal		
ROSC	11	11		External resistor pin for DCO. Connect recommended resistor between ROSC and AVSS for DCO operation in external resistor mode. Connect ROSC to AVSS while operating DCO in internal resistor mode.		
DVSS	12	12		Digital supply voltage, negative terminal		
VCC	13	13		Analog and digital supply voltage, positive terminal		
VCORE (7)	14	14		Regulated core power supply (internal use only, no external current loading)		
RST/NMI/SBWTDIO	15	15	I/O	Reset or nonmaskable interrupt input. Spy-Bi-Wire test data input/output for device programming and test.		
TEST/SBWTCK	16	16	1	Selects test mode for JTAG pins on P1.0 to P1.3. Spy-Bi-Wire test clock input for device programming and test.		
P1.0/UCA0STE/MCLK/TCK	17	17	I/O	General-purpose digital I/O pin. eUSCI_A0 SPI slave transmit enable (direction controlled by eUSCI). MCLK output. JTAG test clock. TCK is the clock input port for device programming and test.		
P1.1/UCA0CLK/SMCLK/TMS	18	18	I/O	General-purpose digital I/O pin. eUSCI_A0 clock input/output (direction controlled by eUSCI). SMCLK output. JTAG test mode select. TMS is used as an input port for device programming and test.		
P1.2/UCA0RXD/UCA0SOMI/ ACLK/TDI/TCLK	19	19	I/O	General-purpose digital I/O pin. eUSCI_A0 UART receive data or eUSCI_A0 SPI slave out/master in (direction controlled by eUSCI). ACLK output. JTAG test data input or test clock input for device programming and test.		
P1.3/UCA0TXD/UCA0SIMO/ TA0CLK/TDO/TDI	20	20	I/O	General-purpose digital I/O pin. eUSCI_A0 UART transmit data or eUSCI_A0 SPI slave in/master out (direction controlled by eUSCI). Timer external clock input TACLK for TA0. JTAG test data output port. TDO/TDI data output or programming data input terminal.		
P1.4/UCB0STE/TA0.0	21	21	I/O	General-purpose digital I/O pin. eUSCI_B0 SPI slave transmit enable (direction controlled by eUSCI). Timer TA0 CCR0 capture: CCI0A input, compare: Out0 output.		

Table 7-1. Signal Descriptions (continued)

TERMINAL				
NAME	NC). ⁽²⁾	I/O ⁽¹⁾	DESCRIPTION
IVAINIL	PW	RHB		
P1.5/UCB0CLK/TA0.1	22	22	I/O	General-purpose digital I/O pin. eUSCI_B0 clock input/output (direction controlled by eUSCI). Timer TA0 CCR1 capture: CCI1A input, compare: Out1 output.
P1.6/UCB0SCL/UCB0SOMI/ TA0.2	23	23	I/O	General-purpose digital I/O pin. eUSCI_B0 I ² C clock or eUSCI_B0 SPI slave out/master in (direction controlled by eUSCI). Timer TA0 CCR2 capture: CCI2A input, compare: Out2 output.
P1.7/UCB0SDA/UCB0SIMO/ TA1CLK	24	24	I/O	General-purpose digital I/O pin. eUSCI_B0 I ² C data or eUSCI_B0 slave input/master output (direction controlled by eUSCI). Timer external clock input TACLK for TA1.
P2.0/TA1.0/CLKIN	25	25	I/O	General-purpose digital I/O pin. Timer TA1 CCR0 capture: CCI0A input, compare: Out0 output. DCO bypass clock input.
P2.1/TA1.1	26	26	I/O	General-purpose digital I/O pin. Timer TA1 CCR1 capture: CCI1A input, compare: Out1 output.
P2.2/TA1.2	27	27	I/O	General-purpose digital I/O pin. Timer TA1 CCR2 capture: CCl2A input, compare: Out2 output.
P2.3/VMONIN	28	28	I/O	General-purpose digital I/O pin. Voltage monitor input.
P2.4/TA1.0 ⁽⁸⁾	N/A	29	I/O	General-purpose digital I/O pin. Timer TA1 CCR0 capture: CCl0B input, compare: Out0 output.
P2.5/TA0.0 ⁽⁸⁾	N/A	30	I/O	General-purpose digital I/O pin. Timer TA0 CCR0 capture: CCI0B input, compare: Out0 output.
P2.6/TA0.1 ⁽⁸⁾	N/A	31	I/O	General-purpose digital I/O pin. Timer TA0 CCR1 compare: Out1 output.
P2.7/TA0.2 ⁽⁸⁾	N/A	32	I/O	General-purpose digital I/O pin. Timer TA0 CCR2 compare: Out2 output.

- (1) I = input, O = output
- (2) N/A = not available
- (3) Short unused analog input pairs and connect them to analog ground (see Section 7.4 for recommendations on all unused pins).
- (4) Not available on MSP430i2021 and MSP430i2020 devices.
- (5) Not available on MSP430i2031 and MSP430i2030 devices.
- (6) When the SD24 operates with the internal reference (SD24REFS = 1), the VREF pin must not be loaded externally. Connect only the recommended capacitor value (C_{VREF}) from the VREF pin to AVSS (see Section 8.7.7.2).
- (7) VCORE is for internal use only. No external current loading is possible. Connect VCORE to only the recommended capacitor value (C_{VCORE}) (see Section 8.3).
- (8) These pins are not available on the 28-pin PW package. Program these four pins to output direction and drive value 0 in software.



7.3 Pin Multiplexing

Pin multiplexing for these devices is controlled by both register settings and operating modes (for example, if the device is in test mode). For details of the settings for each pin and schematics of the multiplexed ports, see Section 9.11.

7.4 Connection of Unused Pins

Table 7-2 lists the correct termination of all unused pins.

Table 7-2. Connection of Unused Pins

PIN ⁽¹⁾	POTENTIAL	COMMENT
AVCC	DVCC	
AVSS	DVSS	
VREF	Open	
ROSC	AVSS	Connect the ROSC pin to AVSS when the DCO is used in internal resistor mode.
Px.0 to Px.7	Open	Set to port function, output direction.
Ax.0+ and Ax.0-	AVSS	Short unused analog input pairs and connect them to analog ground.
RST/NMI	DVCC or VCC	47-kΩ pullup with 10 nF (or 2.2 nF ⁽²⁾) pulldown
TEST	Open	This pin always has an internal pulldown enabled.
P1.3/TDO P1.2/TDI P1.1/TMS P1.0/TCK	Open	The JTAG pins are shared with general-purpose I/O function (P1.x). If these pins are not used, set them to port function and output direction. When used as JTAG pins, leave these pins open.

⁽¹⁾ For any unused pin with a secondary function that is shared with general-purpose I/O, follow the guidelines for the Px.0 to Px.7 unused pin connection.

⁽²⁾ The pulldown capacitor should not exceed 2.2 nF when using devices with Spy-Bi-Wire interface in Spy-Bi-Wire mode or in 4-wire JTAG mode with TI tools like FET interfaces or GANG programmers.



8 Specifications

All graphs in this section are for typical conditions, unless otherwise noted.

Typical (TYP) values are specified at $V_{CC} = 3.3 \text{ V}$ and $T_A = 25^{\circ}\text{C}$, unless otherwise noted.

8.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1) (2)

		MIN	MAX	UNIT
Supply voltage applied at VO	Supply voltage applied at VCC			V
Voltage applied to pins	All pins except VCORE ⁽³⁾ , ROSC ⁽⁴⁾ , and SD24 input pins (A0.0+, A0.0-, A1.0+, A1.0-, A2.0+, A2.0-, A3.0+, A3.0-) ⁽⁵⁾	-0.3	V _{CC} + 0.3	V
Diode current at pins	All pins except SD24 input pins (A0.0+, A0.0-, A1.0+, A1.0-, A2.0+, A2.0-, A3.0+, A3.0-)		±2	mA
	A0.0+, A0.0-, A1.0+, A1.0-, A2.0+, A2.0-, A3.0+, A3.0-(6)		2	
Maximum junction temperate		115	°C	
Storage temperature, T _{stg} ⁽⁷⁾		-55	150	°C

- (1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltages are referenced to V_{SS}.
- (3) VCORE is for internal device use only. Do not apply external DC loading or voltage at VCORE.
- (4) Do not apply external DC loading or voltage at ROSC. Connect the recommended resistor at ROSC using the DCO in external resistor mode. Connect ROSC to AVSS when operating the DCO in internal resistor mode.
- (5) See Section 8.7.7.1 for SD24 specifications.
- (6) A protection diode is connected to V_{CC} for the SD24 input pins. No protection diode is connected to V_{SS}.
- (7) Higher temperature may be applied during board soldering according to the current JEDEC J-STD-020 specification with peak reflow temperatures not higher than classified on the device label on the shipping boxes or reels.

8.2 ESD Ratings

over operating free-air temperature range (unless otherwise noted)

			VALUE	UNIT
V	\/	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±1000	V
V _(ESD) Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±250	v	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Pins listed as ±1000 V may actually have higher performance.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Pins listed as ±250 V may actually have higher performance.

8.3 Recommended Operating Conditions

			MIN	NOM	MAX	UNIT
V _{CC}	Supply voltage during program execution and flash program	Supply voltage during program execution and flash programming or erase (VCC = V_{CC})			3.6	V
V _{SS}	Supply voltage (AVSS = DVSS = V _{SS})			0		V
T _A	Operating free-air temperature	T temperature range	-40		105	°C
TJ	Operating junction temperature	T temperature range	-40		105	°C
C _{VCORE}	Recommended capacitor at VCORE			470		nF
C _{VCC} / C _{VCORE}	Capacitor ratio of VCC to VCORE		10			
f _{SYSTEM}	Processor frequency (maximum MCLK frequency) (1) (2)		0		16.384	MHz

(1) The MSP430i CPU is clocked directly with MCLK.

(2) Modules may have a different maximum input clock specification. See the specification of the respective module in this data sheet.





Figure 8-1. Maximum System Frequency

8.4 Active Mode Supply Current (Into V_{CC}) Excluding External Current

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)(1) (2)

PAR	RAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP	MAX	UNIT
I _{AM, 1.024MHz}	Active mode current at 1.024 MHz	$\begin{split} f_{DCO} &= 16.384 \text{ MHz}, \ f_{MCLK} = f_{SMCLK} = 1.024 \text{ MHz}, \\ f_{ACLK} &= 32 \text{ kHz}, \\ \text{Program executes from flash}, \\ \text{CPUOFF} &= 0, \text{SCG0} = 0, \text{SCG1} = 0, \text{OSCOFF} = 0 \end{split}$	3 V		1.6		mA
I _{AM, 8.192MHz}	Active mode current at 8.192 MHz	f_{DCO} = 16.384 MHz, f_{MCLK} = f_{SMCLK} = 8.192 MHz, f_{ACLK} = 32 kHz, Program executes from flash, CPUOFF = 0, SCG0 = 0, SCG1 = 0, OSCOFF = 0	3 V		3.0		mA
I _{AM, 16.384MHz}	Active mode current at 16.384 MHz	$\begin{split} f_{DCO} &= f_{MCLK} = f_{SMCLK} = 16.384 \text{ MHz}, \\ f_{ACLK} &= 32 \text{ kHz}, \\ \text{Program executes from flash}, \\ \text{CPUOFF} &= 0, \text{SCG0} = 0, \text{SCG1} = 0, \text{OSCOFF} = 0 \end{split}$	3 V		4.5		mA

- (1) All inputs are tied to 0 V or V_{CC} . Outputs do not source or sink any current.
- (2) All peripherals are inactive.





8.5 Low-Power Mode Supply Currents (Into V_{CC}) Excluding External Current

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)⁽¹⁾

	PARAMETER	TEST CONDITIONS	T _A	V _{CC}	MIN TYP MAX	UNIT
I _{LPM3}	Low-power mode 3 (LPM3) current (2)	f_{DCO} = 16.384 MHz, f_{MCLK} = f_{SMCLK} = 0 MHz, f_{ACLK} = 32 kHz, CPUOFF = 1, SCG0 = 1, SCG1 = 1, OSCOFF = 0	25°C	3 V	210	μА
I _{LPM4}	Low-power mode 4 (LPM4) current ⁽³⁾	$f_{DCO} = f_{MCLK} = f_{SMCLK} = f_{ACLK} = 0 \text{ MHz},$ CPUOFF = 1, SCG0 = 1, SCG1 = 1, OSCOFF = 1	25°C	3 V	70	μA
Low-power mode 4.5 (LPM4.5) current (3)	$f_{DCO} = f_{MCLK} = f_{SMCLK} = f_{ACLK} = 0 \text{ MHz},$	25°C		75	nA	
	•	REGOFF = 1, CPUOFF = 1, SCG0 = 1, SCG1 = 1, OSCOFF = 1	105°C	3 V	325	nA

- (1) All inputs are tied to 0 V or V_{CC}. Outputs do not source or sink any current.
- (2) Current for watchdog timer clocked by ACLK included. All other peripherals are inactive.
- (3) All peripherals are inactive.

8.6 Thermal Resistance Characteristics

	THERMAL METRIC(1)	PACKAGE	VALUE ⁽²⁾ (3)	UNIT
Rθ _{JA}	Junction-to-ambient thermal resistance, still air		35.9	°C/W
Rθ _{JC(TOP)}	Junction-to-case (top) thermal resistance		25.5	°C/W
Rθ _{JB}	Junction-to-board thermal resistance	QFN-32 (RHB)	8.6	°C/W
Ψ_{JB}	Junction-to-board thermal characterization parameter	QFN-32 (NTD)	8.6	°C/W
Ψ_{JT}	Junction-to-top thermal characterization parameter		0.3	°C/W
$R\theta_{JC(BOTTOM)}$	Junction-to-case (bottom) thermal resistance		1.4	°C/W
$R\theta_{JA}$	Junction-to-ambient thermal resistance, still air		77.5	°C/W
Rθ _{JC(TOP)}	Junction-to-case (top) thermal resistance		18.2	°C/W
Rθ _{JB}	Junction-to-board thermal resistance	TSSOP-28 (PW)	35.5	°C/W
Ψ_{JB}	Junction-to-board thermal characterization parameter	1330F-20 (FVV)	35.0	°C/W
Ψ_{JT}	Junction-to-top thermal characterization parameter		0.5	°C/W
Rθ _{JC(BOTTOM)}	Junction-to-case (bottom) thermal resistance		N/A	°C/W

- (1) For more information about traditional and new thermal metrics, see Semiconductor and IC package thermal metrics.
- (2) These values are based on a JEDEC-defined 2S2P system (with the exception of the Theta JC [Rθ_{JC}] value, which is based on a JEDEC-defined 1S0P system) and will change based on environment and application. For more information, see these EIA/JEDEC standards:
 - JESD51-2, Integrated Circuits Thermal Test Method Environmental Conditions Natural Convection (Still Air)
 - JESD51-3, Low Effective Thermal Conductivity Test Board for Leaded Surface Mount Packages
 - JESD51-7, High Effective Thermal Conductivity Test Board for Leaded Surface Mount Packages
 - JESD51-9, Test Boards for Area Array Surface Mount Package Thermal Measurements
- (3) N/A = Not applicable

8.7 Timing and Switching Characteristics

8.7.1 Reset Timing

8.7.1.1 Reset Timing

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	MIN	MAX	UNIT
t _{RESET}	Pulse duration required at the RST/NMI pin to accept a reset	4		μs

8.7.2 Clock Specifications

8.7.2.1 DCO in External Resistor Mode

recommended resistor at ROSC pin: 20 kΩ, 0.1%, ±50 ppm/°C)⁽¹⁾

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I _{DCO}	DCO current consumption			85		μA
f	DCO frequency calibrated			16.384		MHz
f _{DCO}	DCO absolute tolerance calibrated	V _{CC} = 3 V, T _A = 25°C			±0.25%	
df _{DCO} /d _T	DCO frequency temperature drift				±20	ppm/°C
df _{DCO} /dVCC	DCO frequency supply voltage drift			200	600	ppm/V
DC _{DCO}	Duty cycle			50%		
T _{dcoon}	DCO start-up time			40		μs

⁽¹⁾ The maximum parasitic capacitance at ROSC pin should not exceed 5 pF to ensure the specified DCO start-up time.

8.7.2.2 DCO in Internal Resistor Mode

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I _{DCO}	DCO current consumption			85		μΑ
£	DCO frequency calibrated			16.384		MHz
f _{DCO}	DCO absolute tolerance calibrated	V _{CC} = 3 V, T _A = 25°C			±0.9%	
df _{DCO} /d _T	DCO frequency temperature drift				±200	ppm/°C
df _{DCO} /dVCC	DCO frequency supply voltage drift			200	600	ppm/V
DC _{DCO}	Duty cycle			50%		
T _{dcoon}	DCO start-up time			40		μs

8.7.2.3 DCO Overall Tolerance Table

over operating free-air temperature range (unless otherwise noted)

RESISTOR OPTION	TEMPERATURE CHANGE	TEMPERATURE DRIFT (%)	VOLTAGE CHANGE	VOLTAGE DRIFT (%)	OVERALL DRIFT (%)	OVERALL ACCURACY (%)
	–40°C to 105 °C	±2.9	2.2 V to 3.6 V	±0.084	±2.984	±3.884
Internal resistor	0°C	0	2.2 V to 3.6 V	±0.084	±0.084	±0.984
	–40°C to 105 °C	±2.9	0 V	0	±2.9	±3.8
	–40°C to 105 °C	±0.29	2.2 V to 3.6 V	±0.084	±0.374	±0.624
External resistor with 50-ppm TCR	0°C	0	2.2 V to 3.6 V	±0.084	±0.084	±0.334
22 Fb	–40°C to 105 °C	±0.29	0 V	0	±0.29	±0.54



8.7.2.4 DCO in Bypass Mode Recommended Operating Conditions

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	MIN	MAX	UNIT
f _{DCOBYP}	Frequency in DCO bypass mode ⁽¹⁾	0	16.384	MHz

(1) External digital clock frequency in DCO bypass mode must be 16.384 MHz for the SD24 module to meet the specified performance.

8.7.3 Wake-up Characteristics

8.7.3.1 Wake-up Times From Low Power Modes

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	3 11 7 3 1	3 1 1				
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{WAKE-UP-LPM3}	Wake-up time from LPM3 to active mode	MCLK = SMCLK = 1.024 MHz		1		μs
t _{WAKE-UP-LPM4}	Wake-up time from LPM4 to active mode	MCLK = SMCLK = 1.024 MHz		45		μs
t _{WAKE-UP-LPM4.5-IO}	Wake-up time from LPM4.5 to active mode upon I/O event ⁽¹⁾	C _{VCORE} = 470 nF		0.45		ms
t _{WAKE-UP-LPM4.5} - RESET	Wake-up time from LPM4.5 to active mode upon external reset (RST) ⁽¹⁾	C _{VCORE} = 470 nF		0.45		ms

(1) This value represents the time from the wake-up event to the reset vector execution by CPU.

8.7.4 I/O Ports

8.7.4.1 Schmitt-Trigger Inputs - General-Purpose I/O

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP	MAX	UNIT
\/	Positive-going input threshold voltage			0.5 V _{CC}	·	0.7 V _{CC}	V
V _{IT+}	Positive-going input the shold voltage		3 V	1.50		2.10	V
V	Negative-going input threshold voltage			0.25 V _{CC}		0.55 V _{CC}	V
V _{IT-}	Negative-going input the should voltage		3 V	0.75		1.65	V
V _{hys}	Input voltage hysteresis (V _{IT+} – V _{IT-})		3 V	0.4		1.1	V
C _I	Input capacitance	V _{IN} = V _{SS} or V _{CC}			5		pF

8.7.4.2 Inputs - Ports P1 and P2

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN MAX	UNIT
t _(int)	Eviernal interriint timing('/	Port P1, P2: P1.x to P2.x, External trigger pulse duration to set interrupt flag	3 V	20	ns

(1) An external signal sets the interrupt flag every time the minimum interrupt pulse duration t_(int) is met. It may be set by trigger signals shorter than t_(int).

8.7.4.3 Leakage Current - General-Purpose I/O

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN MA	UNIT
I _{lkg(Py.x)}	High-impedance leakage current	See (1) (2)	3 V	±5	nA 0

- (1) The leakage current is measured with V_{SS} or V_{CC} applied to the corresponding pins, unless otherwise noted.
- (2) The leakage of the digital port pins is measured individually. The port pin is selected for input.

8.7.4.4 Outputs - General-Purpose I/O

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	MAX	UNIT
V _{OH}	High-level output voltage	$I_{(OHmax)} = -6 \text{ mA}^{(1)}$	3.0 V	V _{CC} – 0.60	V_{CC}	V
V _{OL}	Low-level output voltage	I _(OLmax) = 6 mA ⁽¹⁾	3.0 V	V _{SS}	V _{SS} + 0.60	V

(1) The maximum total current, I_(OHmax) and I_(OLmax), for all outputs combined, should not exceed ±100 mA to hold the maximum voltage drop specified.

8.7.4.5 Output Frequency – General-Purpose I/O

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{cc}	TYP	UNIT
f _{Py.x}	Port output frequency (with load)	Py.x, $C_L = 20 \text{ pF}$, $R_L = 3.2 \text{ k}\Omega^{(1)}$ (2)	3 V	16.384	MHz
f _{Port_CLK}	Clock output frequency	Py.x, $C_L = 20 \text{ pF}^{(2)}$	3 V	16.384	MHz

- (1) A resistive divider with two times 1.6 k Ω between V_{CC} and V_{SS} is used as load. The output is connected to the center tap of the divider.
- (2) The output voltage reaches at least 10% and 90% of V_{CC} at the specified toggle frequency.



8.7.4.6 Typical Characteristics - Outputs

One output loaded at a time.




Figure 8-4. Typical Low-Level Output Current vs Low-Level Output Voltage






Figure 8-6. Typical High-Level Output Current vs **High-Level Output Voltage**



 $V_{CC} = 3 V$ Measured at P1.3

Figure 8-5. Typical Low-Level Output Current vs **Low-Level Output Voltage**



Measured at P1.3

Figure 8-7. Typical High-Level Output Current vs **High-Level Output Voltage**

8.7.5 Power Management Module

8.7.5.1 PMM, High-Side Brownout Reset (BORH)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
V(V _{CC} _BOR_IT-)	BOR _H on voltage, V _{CC} falling level	dV _{CC} /d _t < 3 V/s	1.08		V
V(V _{CC} _BOR_IT+)	BOR _H off voltage, V _{CC} rising level	dV _{CC} /d _t < 3 V/s	1.18		V
V(V _{CC} _BOR_hys)	BOR _H hysteresis		100		mV
t _{POWERUP} (1)	Cold power-up time			0.75	ms

⁽¹⁾ This is the time duration between application of V_{CC} and execution of reset vector by CPU.

8.7.5.2 PMM, Low-Side SVS (SVSL)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	MIN	TYP	MAX	UNIT
V(SVSL)	SVSL trip voltage on VCORE		1.70		V
V(SVSL_hys)	SVSL hysteresis		14		mV
I(SVSL)	SVSL current consumption		3		μΑ

8.7.5.3 PMM, Core Voltage

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	MIN	TYP	MAX	UNIT
\	V _{CORE} Core voltage		1.83		V

8.7.5.4 PMM, Voltage Monitor (VMON)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
VMON _{trip_level}	VMONIN trip level	VMONLVLx = 111b	1.17		
	VCC trip level – 1	VMONLVLx = 001b	2.32		V
	VCC trip level – 2	VMONLVLx = 010b	2.62		V
	VCC trip level – 3	VMONLVLx = 011b	2.82		
I _{VMON}	VMON current consumption		6		μΑ
t _{VMON}	VMON settling time		0.5		μs



8.7.6 Reference Module

8.7.6.1 Voltage Reference (REF)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS		TYP	MAX	UNIT
V _{CC}	Supply voltage range		2.2		3.6	V
V_{BG}	Bandgap output voltage calibrated	V _{CC} = 3 V	1.146	1.158	1.17	V
PSRR_DC	Power supply rejection ratio (DC)	V _{CC} = 2.2 V to 3.6 V		50		μV/V
PSRR_AC	Power supply rejection ratio (AC)	V_{CC} = 2.2 V to 3.6 V, f = 1 kHz, ΔVpp = 100 mV		0.35		mV/V
dV _{BG} /d _T	Bandgap reference temperature coefficient	V _{CC} = 3 V		10	50	ppm/°C

8.7.6.2 Temperature Sensor

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

2 to 1 to 2 to 2										
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT				
V _{sensor}	Temperature sensor output voltage	V _{CC} = 3 V, T _A = 30°C	610	650	690					
		V _{CC} = 3 V, T _A = 105°C	765	805	845	mV				
I _{sensor}	Temperature sensor quiescent current consumption			3		μΑ				
TC _{sensor}	Temperature coefficient of sensor		1.96	2.07	2.17	mV/°C				

SLAS887C - SEPTEMBER 2014 - REVISED MARCH 2021



8.7.7 SD24

8.7.7.1 SD24 Power Supply and Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		V _{cc}	MIN	TYP	MAX	UNIT
V_{CC}	Supply voltage range	AVSS = DVSS = 0		2.2		3.6	V	
	Analog plus digital supply current per	SD24OSRx = 256	GAIN: 1, 2, 4, 8, 16	3 V		190		
I CDC4	converter (reference current not included)	3D24O3RX - 200	GAIN: 1, 16	3 V			250	μΑ

8.7.7.2 SD24 Internal Voltage Reference

over operating free-air temperature range (unless otherwise noted)(1)

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
V _{SD24REF}	SD24 internal reference voltage	SD24REFS = 1	3 V	1.146	1.158	1.17	V
C _{VREF}	Recommended capacitor at VREF				100		nF
t _{SD24REF_settle}	SD24 reference buffer settling time	SD24REFS = $0 \rightarrow 1$, C_{VREF} = 100 nF			200		μs

⁽¹⁾ When SD24 operates with internal reference (SD24REFS = 1), the VREF pin must not be loaded externally. Only the recommended capacitor value, C_{VREF} must be connected at the VREF pin to AVSS.

8.7.7.3 SD24 External Voltage Reference

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
$V_{REF(I)}$	Input voltage range	SD24REFS = 0	3 V	1.0	1.2	1.5	V
I _{REF(I)}	Input current	SD24REFS = 0	3 V			50	nA

8.7.7.4 SD24 Input Range

over operating free-air temperature range (unless otherwise noted)(1)

	PARAMETER	TEST C	ONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
V _{ID,FSR}	Differential full-scale input voltage range	$V_{\text{ID}} = V_{\text{I},\text{A+}} - V_{\text{I},\text{A-}}$			–V _{REF} / GAIN		+V _{REF} / GAIN	V
			SD24GAINx = 1			±928		
			SD24GAINx = 2			±464		
V _{ID} Differential input voltage range for specified performance ⁽²⁾	SD24REFS = 1	SD24GAINx = 4			±232		mV	
	specifica performance		SD24GAINx = 8			±116		
			SD24GAINx = 16			±58		
Z _I	Input impedance (pin A+ or A- to AV _{SS}) ⁽³⁾	SD24GAINx = 1,	16	3 V		200		kΩ
Z _{ID}	Differential input impedance (pin A+ to pin A-) ⁽³⁾	SD24GAINx = 1, 16		3 V	300	400		kΩ
VI	Absolute input voltage range				AV _{SS} – 1		V _{CC}	V
V _{IC}	Common-mode input voltage range				AV _{SS} – 1		V _{CC}	V

- (1) All parameters pertain to each SD24 channel.
- (2) The full-scale range is defined by V_{FSR+} = +V_{REF}/GAIN and V_{FSR-} = -V_{REF}/GAIN; FSR = V_{FSR+} V_{FSR-} = 2xV_{REF}/GAIN. If VREF is sourced externally, the analog input range should not exceed 80% of V_{FSR+} or V_{FSR-}; that is, V_{ID} = 0.8 V_{FSR-} to 0.8 V_{FSR+}. If VREF is sourced internally, the given V_{ID} ranges apply.
- (3) Applicable for SD24 modulator OFF as well as ON conditions.



8.7.7.5 SD24 Performance, Internal Reference (SD24REFS = 1, SD24OSRx = 256)

over operating free-air temperature range (unless otherwise noted)

F	PARAMETER	TEST CONDIT	TIONS	V _{CC}	MIN	TYP	MAX	UNIT	
		SD24GAINx = 1			84	89			
		SD24GAINx = 2				89			
SINAD	Signal-to-noise + distortion ratio	SD24GAINx = 4	f _{IN} = 50 Hz ⁽¹⁾	3 V		87		dB	
	distortion ratio	SD24GAINx = 8				83			
		SD24GAINx = 16				77			
		SD24GAINx = 1				100			
THD	Total harmonic distortion	SD24GAINx = 8	f _{IN} = 50 Hz ⁽¹⁾	3 V		95		dB	
		SD24GAINx = 16				90			
		SD24GAINx = 1				100			
SFDR	Spurious-free dynamic range	SD24GAINx = 8	f _{IN} = 50 Hz ⁽¹⁾	3 V		95		dB	
	range	SD24GAINx = 16				90			
INL	Integral nonlinearity, end-point fit	SD24GAINx: 1, 8, 16		3 V	-0.003		0.003	% FSR	
		SD24GAINx = 1				1			
		SD24GAINx = 2				2			
G	Nominal gain	SD24GAINx = 4		3 V		4			
		SD24GAINx = 8				8			
		SD24GAINx = 16				16			
E _G	Gain error	SD24GAINx: 1, 2, 4, 8, 16		3 V	-2%		2%		
ΔΕ _G / ΔΤ	Gain error temperature coefficient	SD24GAINx: 1, 8, 16		3 V			50	ppm/°C	
_	O# 1	SD24GAINx = 1		2.1			4	.,	
E _{OS}	Offset error	SD24GAINx = 16		3 V			2	mV	
4500/45	Offset error temperature	SD24GAINx = 1		2.1		±5	±25	ppm	
ΔΕΟS/ΔΤ	coefficient	SD24GAINx = 16		3 V		±3	±10	FSR/°C	
	Common-mode rejection	SD24GAINx = 1, Common-mode inp V _{ID} = 928 mV, f _{IN} = 50 Hz	ut signal:			-55			
CMRR,50Hz	ratio at 50 Hz	SD24GAINx = 16, Common-mode in V _{ID} = 58 mV, f _{IN} = 50 Hz	put signal:	3 V		-60		dB	
		SD24GAINx: 1, V _{CC} = 3 V ±50 mV × 50 Hz, Inputs grounded (no analog s		3 V		-90			
AC PSRR	AC power supply rejection ratio	SD24GAINx: 8, V _{CC} = 3 V ±50 mV × 50 Hz, Inputs grounded (no analog s		3 V		-95		dB	
		SD24GAINx: 16, V _{CC} = 3 V ±50 mV = 50 Hz, Inputs grounded (no analog s		3 V		-95			
		Crosstalk source: SD24GAINx = 1, S possible V _{PP} , f _{IN} = 50 Hz or 100 Hz, SD24GAINx = 1	Sine-wave with maximum Converter under test:			-120			
хт	converters	Crosstalk source: SD24GAINx = 1, Sine-wave with maximum possible V_{PP} , f_{IN} = 50 Hz or 100 Hz, Converter under test: SD24GAINx = 8		3 V		-110		dB	
		Crosstalk source: SD24GAINx = 1, S possible V _{PP} , f _{IN} = 50 Hz or 100 Hz, SD24GAINx = 16				-110		•	

(1) The following voltages are applied to the SD24 inputs:

 $V_{I,A+}(t) = 0 V + V_{PP}/2 \times \sin(2\pi \times f_{IN} \times t)$

 $V_{I,A-}(t) = 0 \ V - V_{PP}/2 \times \sin(2\pi \times f_{IN} \times t)$

resulting in a differential voltage of $V_{ID} = V_{IN,A+}(t) - V_{IN,A-}(t) = V_{PP} \times \sin(2\pi \times f_{IN} \times t)$ with V_{PP} being selected as the maximum value allowed for a given range (according to SD24 input range).



8.7.7.6 SD24 Performance, External Reference (SD24REFS = 0, SD24OSRx = 256)

external reference voltage is 1.2 V., over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITI	ONS	V _{CC}	MIN TYP	MAX	UNIT
		SD24GAINx = 1			91		
		SD24GAINx = 2			90		
SINAD	Signal-to-noise + distortion ratio	SD24GAINx = 4	f _{IN} = 50 Hz ⁽¹⁾	3 V	88		dB
	rano	SD24GAINx = 8			83		
		SD24GAINx = 16			77		
		SD24GAINx = 1			100		
THD	Total harmonic distortion	SD24GAINx = 8	f _{IN} = 50 Hz ⁽¹⁾	3 V	95		dB
		SD24GAINx = 16			90		
		SD24GAINx = 1			100		
SFDR	Spurious-free dynamic range	SD24GAINx = 8	f _{IN} = 50 Hz ⁽¹⁾	3 V	95		dB
	range	SD24GAINx = 16			90		
INL	Integral nonlinearity, end- point fit	SD24GAINx: 1, 8, 16		3 V	-0.003	0.003	% FSR
		SD24GAINx = 1			1		
		SD24GAINx = 2			2		
G	Nominal gain	SD24GAINx = 4		3 V	4		
		SD24GAINx = 8			8		
		SD24GAINx = 16			16		
E _G	Gain error	SD24GAINx: 1, 2, 4, 8, 16		3 V	-1%	+1%	
ΔΕ _G / ΔΤ	Gain error temperature coefficient	SD24GAINx: 1, 8, 16		3 V		10	ppm/°C
_		SD24GAINx = 1				4	
Eos	Offset error	SD24GAINx = 16		3 V		2	mV
	Offset error temperature	SD24GAINx = 1			±5	±25	ppm
ΔΕΟS/ΔΤ	coefficient	SD24GAINx = 16		3 V	±3	±10	FSR/°C
	Common-mode rejection	SD24GAINx = 1, Common-mode inpo	ut signal:		– 55		
CMRR,50Hz	ratio at 50 Hz	SD24GAINx = 16, Common-mode in V _{ID} = 58 mV, f _{IN} = 50 Hz	put signal:	3 V	-60		dB
		SD24GAINx: 1, V _{CC} = 3 V ±50 mV × 50 Hz, Inputs grounded (no analog si		3 V	-90		
AC PSRR	AC power supply rejection ratio	SD24GAINx: 8, V _{CC} = 3 V ±50 mV × 50 Hz, Inputs grounded (no analog si		3 V	-95		dB
		SD24GAINx: 16, V _{CC} = 3 V ±50 mV > = 50 Hz, Inputs grounded (no analog	× $\sin(2\pi \times f_{VCC} \times t)$, f_{VCC} signal applied)	3 V	-95		
		Crosstalk source: SD24GAINx = 1, S possible V _{PP} , f _{IN} = 50 Hz or 100 Hz, 0 SD24GAINx = 1	ine-wave with maximum Converter under test:		-120		
хт	Crosstalk between converters	Crosstalk source: SD24GAINx = 1, S possible V _{PP} , f _{IN} = 50 Hz or 100 Hz, 0 SD24GAINx = 8		3 V	-110		dB
		Crosstalk source: SD24GAINx = 1, S possible V _{PP} , f _{IN} = 50 Hz or 100 Hz, 0 SD24GAINx = 16			-110		

(1) The following voltages are applied to the SD24 inputs:


 $V_{I,A+}(t) = 0 V + V_{PP}/2 \times \sin(2\pi \times f_{IN} \times t)$


$$V_{I,A-}(t) = 0 \ V - V_{PP}/2 \times sin(2\pi \times f_{IN} \times t)$$

resulting in a differential voltage of $V_{ID} = V_{IN,A+}(t) - V_{IN,A-}(t) = V_{PP} \times \sin(2\pi \times f_{IN} \times t)$ with V_{PP} being selected as the maximum value allowed for a given range (according to SD24 input range).



8.7.7.7 Typical Characteristics





8.7.8 eUSCI

8.7.8.1 eUSCI (UART Mode) Clock Frequency

	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
f _{eUSCI}	eUSCI input clock frequency	Internal: SMCLK or ACLK, External: UCLK Duty cycle = 50% ±10%		f _{SYSTEM}	MHz
f _{BITCLK}	BITCLK clock frequency (equals baud rate in MBaud)			4	MHz

8.7.8.2 eUSCI (UART Mode) Deglitch Characteristics

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP	MAX	UNIT
t _t	UART receive deglitch time ⁽¹⁾	UCGLITx = 0	2.2 V, 3 V	8	15	20	
		UCGLITx = 1		30	50	60	
		UCGLITx = 2	2.2 V, 3 V	50	70	100	ns
		UCGLITx = 3		70	100	150	1

⁽¹⁾ Pulses on the UART receive input (UCxRX) shorter than the UART receive deglitch time are suppressed. To ensure that pulses are correctly recognized their width should exceed the maximum specification of the deglitch time.

8.7.8.3 eUSCI (SPI Master Mode) Clock Frequency

PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
t uses ellsClinnut clock frequency	Internal: SMCLK or ACLK, Duty cycle = 50% ±10%		f _{SYSTEM}	MHz

8.7.8.4 eUSCI (SPI Master Mode) Timing

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)(1)

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	MAX	UNIT
t _{STE,LEAD}	STE lead time, STE active to clock	UCSTEM = 1, UCMODEx = 01 or 10	2.2 V, 3 V	150		ns
t _{STE,LAG}	STE lag time, Last clock to STE inactive	UCSTEM = 1, UCMODEx = 01 or 10	2.2 V, 3 V	200		ns
4	STE access time, STE active to SIMO	ccess time, STE active to SIMO			40	no
t _{STE,ACC}	data out	UCSTEM = 0, UCMODEx = 01 or 10	3 V		30	ns
	STE disable time, STE inactive to SIMO	time, STE inactive to SIMO UCSTEM = 0, UCMODEx = 01 or 10			40	no
t _{STE,DIS}	high impedance	OCSTEW = 0, OCWODEX = 01 01 10	3 V		30	ns
4	SOMI input data setup time		2.2 V	50		
t _{SU,MI}			3 V	30		ns
t _{HD,MI}	SOMI input data hold time		2.2 V, 3 V	0		ns
	SIMO output data valid time ⁽²⁾	UCLK edge to SIMO valid, C ₁ = 20 pF	2.2 V		7	no
t _{VALID,MO}	Silvio output data valid time(2)	OCEN edge to Silvio Valid, C _L = 20 pF	3 V		5	ns
t _{HD,MO}	SIMO output data hold time ⁽³⁾	C _L = 20 pF	2.2 V, 3 V	0		ns

- (1) $f_{UCxCLK} = 1/2t_{LO/HI}$ with $t_{LO/HI} = max(t_{VALID,MO(eUSCI)} + t_{SU,SI(Slave)}, t_{SU,MI(eUSCI)} + t_{VALID,SO(Slave)})$ For the slave parameters $t_{SU,SI(Slave)}$ and $t_{VALID,SO(Slave)}$, refer to the SPI parameters of the attached slave.
- (2) Specifies the time to drive the next valid data to the SIMO output after the output changing UCLK clock edge. Refer to the timing diagrams in Figure 8-10 and Figure 8-11.
- (3) Specifies how long data on the SIMO output is valid after the output changing UCLK clock edge. Negative values indicate that the data on the SIMO output can become invalid before the output changing clock edge observed on UCLK. Refer to the timing diagrams in Figure 8-10 and Figure 8-11.






Figure 8-10. SPI Master Mode, CKPH = 0




Figure 8-11. SPI Master Mode, CKPH = 1



8.7.8.5 eUSCI (SPI Slave Mode) Timing

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)(1)

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	MAX	UNIT
t _{STE,LEAD}	STE lead time, STE active to clock		2.2 V, 3 V	3		ns
t _{STE,LAG}	STE lag time, Last clock to STE inactive		2.2 V, 3 V	0		ns
+	STE access time. STE active to SOMI date out		2.2 V		35	no
t _{STE,ACC}	STE access time, STE active to SOMI data out		3 V		25	ns
t _{STE,DIS}	STE disable time, STE inactive to SOMI high impedance		2.2 V, 3 V		35	ns
t _{SU,SI}	SIMO input data setup time		2.2 V, 3 V	1		ns
t _{HD,SI}	SIMO input data hold time		2.2 V, 3 V	5		ns
	COMI submit data valid time (2)	UCLK edge to SOMI valid,	2.2 V		35	
t _{VALID,SO}	SOMI output data valid time ⁽²⁾	C _L = 20 pF	3 V		25	ns
	SOMI output data hold time ⁽³⁾	0 - 00 - 5	2.2 V	35		
t _{HD,SO}		C _L = 20 pF	3 V	25		ns

- (1) $f_{UCxCLK} = 1/2t_{LO/HI}$ with $t_{LO/HI} \ge max(t_{VALID,MO(Master)} + t_{SU,SI(eUSCI)}, t_{SU,MI(Master)} + t_{VALID,SO(eUSCI)})$ For the master parameters $t_{SU,MI(Master)}$ and $t_{VALID,MO(Master)}$, refer to the SPI parameters of the attached master.
- (2) Specifies the time to drive the next valid data to the SOMI output after the output changing UCLK clock edge. Refer to the timing diagrams in Figure 8-12 and Figure 8-13.
- (3) Specifies how long data on the SOMI output is valid after the output changing UCLK clock edge. Refer to the timing diagrams in Figure 8-12 and Figure 8-13.




Figure 8-12. SPI Slave Mode, CKPH = 0






Figure 8-13. SPI Slave Mode, CKPH = 1

8.7.8.6 eUSCI (I²C Mode) Timing

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 8-14)

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP	MAX	UNIT
f _{eUSCI}	eUSCI input clock frequency	Internal: SMCLK or ACLK, External: UCLK, Duty cycle = 50% ±10%				f _{SYSTEM}	MHz
f _{SCL}	SCL clock frequency		2.2 V, 3 V	0		400	kHz
•	Hold time (repeated) START	f _{SCL} = 100 kHz	2.2 V, 3 V	4.8			
t _{HD,STA}	Hold time (repeated) START	f _{SCL} > 100 kHz	2.2 V, 3 V	1.2			μs
	0	f _{SCL} = 100 kHz	221/21/	4.9			
t _{SU,STA}	Setup time for a repeated START	f _{SCL} > 100 kHz	2.2 V, 3 V	1.26			μs
t _{HD,DAT}	Data hold time		2.2 V, 3 V	0.12			μs
	Data setup time	f _{SCL} = 100 kHz	221/21/	4.7			
t _{SU,DAT}		f _{SCL} > 100 kHz	2.2 V, 3 V	1.08			μs
	0 4 % 6 0700	f _{SCL} = 100 kHz	227/27/	4.9			
t _{SU,STO}	Setup time for STOP	f _{SCL} > 100 kHz	2.2 V, 3 V	1.18			μs
		UCGLITx = 0		75	110	160	1
	Pulse duration of spikes suppressed	UCGLITx = 1		35	50	80	
t _{SP}	by input filter	UCGLITx = 2	2.2 V, 3 V	15	25	40	ns
		UCGLITx = 3		10	15	20	
		UCCLTOx = 1			33		
t _{TIMEOUT}	Clock low timeout	UCCLTOx = 2	2.2 V, 3 V		37		ms
001		UCCLTOx = 3			41		




Figure 8-14. I²C Mode Timing



8.7.9 Timer_A

8.7.9.1 Timer_A

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP	MAX	UNIT
f _{TA}	Timer_A input clock frequency	Internal: SMCLK External: TACLK	3.0 V			16.384	MHz
t _{TA,cap}	Timer_A capture timing	All capture inputs, Minimum pulse duration required for capture	3.0 V	20			ns

8.7.10 Flash

8.7.10.1 Flash Memory

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP	MAX	UNIT
V _{CC(PGM/ERASE)}	Program and erase supply voltage			2.2		3.6	V
f _{FTG}	Flash timing generator frequency			257		476	kHz
I _{PGM}	Supply current from V _{CC} during program		2.2 V, 3.6 V			8	mA
I _{ERASE}	Supply current from V _{CC} during erase		2.2 V, 3.6 V			13	mA
t _{CPT}	Cumulative program time ⁽¹⁾		2.2 V, 3.6 V			8	ms
	Program and erase endurance			20000			cycles
t _{Retention}	Data retention duration	T _J = 25°C		100			years
t _{Word}	Word or byte program time	(2)			25		
t _{Block, 0}	Block program time for first byte or word	(2)			20		
t _{Block, 1-63}	Block program time for each additional byte or word	(2)			11		t _{FTG}
t _{Block, End}	Block program end-sequence wait time	(2)			6		
t _{Mass Erase}	Mass erase time	(2)			10593		
t _{Seg Erase}	Segment erase time	(2)			9628		

⁽¹⁾ The cumulative program time must not be exceeded when writing to a 64-byte flash block. This parameter applies to all programming methods: individual word-write mode, individual byte-write mode, and block-write mode.

8.7.11 Emulation and Debug

8.7.11.1 JTAG and Spy-Bi-Wire Interface

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	V _{cc}	MIN	TYP	MAX	UNIT
f _{SBW}	Spy-Bi-Wire input frequency	3.0 V	0		20	MHz
t _{SBW,Low}	Spy-Bi-Wire low clock pulse duration	3.0 V	0.025		15	μs
t _{SBW, En}	Spy-Bi-Wire enable time (TEST high to acceptance of first clock edge) ⁽¹⁾	3.0 V			1	μs
t _{SBW,Rst}	Spy-Bi-Wire return to normal operation time	3.0 V	15		100	μs
f _{TCK}	TCK input frequency, 4-wire JTAG ⁽²⁾	3.0 V	0		10	MHz
R _{internal}	Internal pulldown resistance on TEST	3.0 V	45	60	80	kΩ

⁽¹⁾ Tools that access the Spy-Bi-Wire interface must wait for the minimum t_{SBW,En} time after pulling the TEST/SBWTCK pin high before applying the first SBWTCK clock edge.

⁽²⁾ These values are hardwired into the state machine of the flash controller ($t_{ETG} = 1/f_{ETG}$).

⁽²⁾ f_{TCK} may be restricted to meet the timing requirements of the module selected.

9 Detailed Description

9.1 Overview

The MSP430i204x, MSP430i203x, MSP430i202x devices consist of a powerful 16-bit RISC CPU, a DCO-based clock system that generates system clocks, a power-management module (PMM) with built-in voltage reference and voltage monitor, two to four 24-bit sigma-delta analog-to-digital converters (ADCs), a temperature sensor, a 16-bit hardware multiplier, two 16-bit timers, one eUSCI-A module and one eUSCI-B module, a watchdog timer (WDT), and up to 16 I/O pins.

9.2 Functional Block Diagrams

Figure 9-1 shows the functional block diagram for the MSP430i2041 and MSP430i2040 in the RHB package.




Figure 9-1. Functional Block Diagram - RHB Package - MSP430i2041, MSP430i2040



Figure 9-2 shows the functional block diagram for the MSP430i2041 and MSP430i2040 in the PW package.




Figure 9-2. Functional Block Diagram - PW Package - MSP430i2041, MSP430i2040

Figure 9-3 shows the functional block diagram for the MSP430i2031 and MSP430i2030 in the RHB package.




Figure 9-3. Functional Block Diagram - RHB Package - MSP430i2031, MSP430i2030



Figure 9-4 shows the functional block diagram for the MSP430i2031 and MSP430i2030 in the PW package.




Figure 9-4. Functional Block Diagram - PW Package - MSP430i2031, MSP430i2030

Figure 9-5 shows the functional block diagram for the MSP430i2021 and MSP430i2020 in the RHB package.




Figure 9-5. Functional Block Diagram - RHB Package - MSP430i2021, MSP430i2020



Figure 9-6 shows the functional block diagram for the MSP430i2021 and MSP430i2020 in the PW package.




Figure 9-6. Functional Block Diagram - PW Package - MSP430i2021, MSP430i2020

9.3 CPU

The MSP430i CPU has a 16-bit RISC architecture that is highly transparent to the application. All operations, other than program-flow instructions, are performed as register operations in conjunction with seven addressing modes for source operand and four addressing modes for destination operand.

The CPU is integrated with 16 registers that provide reduced instruction execution time. The register-to-register operation execution time is one cycle of the CPU clock.

Four of the registers, R0 to R3, are dedicated as program counter, stack pointer, status register, and constant generator respectively. The remaining registers are general-purpose registers (see Figure 9-7).

Peripherals are connected to the CPU using data, address, and control buses and can be handled with all instructions.




Figure 9-7. CPU Registers

CAUTION

The CPU will lock up if the device enters a low-power mode (CPU off) within 64 cycles after reset.



9.4 Instruction Set

The instruction set consists of 51 instructions with three formats and seven address modes. Each instruction can operate on word and byte data. Table 9-1 gives examples of the three types of instruction formats; Table 9-2 lists the address modes.

Table 9-1. Instruction Word Formats

INSTRUCTION FORMAT	EXAMPLE	OPERATION
Dual operands, source and destination	ADD R4,R5	R4 + R5 → R5
Single operands, destination only	CALL R8	$PC \rightarrow (TOS), R8 \rightarrow PC$
Relative jump, unconditional or conditional	JNE	Jump-on-equal bit = 0

Table 9-2. Address Mode Descriptions

•							
ADDRESS MODE	S (1)	D (2)	SYNTAX	EXAMPLE	OPERATION		
Register	✓	✓	MOV Rs,Rd	MOV R10,R11	R10 → R11		
Indexed	✓	✓	MOV X(Rn),Y(Rm)	MOV 2(R5),6(R6)	$M(2+R5) \rightarrow M(6+R6)$		
Symbolic (PC relative)	✓	✓	MOV EDE,TONI		$M(EDE) \rightarrow M(TONI)$		
Absolute	✓	✓	MOV &MEM,&TCDAT		$M(MEM) \rightarrow M(TCDAT)$		
Indirect	✓		MOV @Rn,Y(Rm)	MOV @R10,Tab(R6)	M(R10) → M(Tab+R6)		
Indirect autoincrement	✓		MOV @Rn+,Rm	MOV @R10+,R11	$M(R10) \rightarrow R11$ $R10 + 2 \rightarrow R10$		
Immediate	✓		MOV #X,TONI	MOV #45,TONI	#45 → M(TONI)		

⁽¹⁾ S = source

⁽²⁾ D = destination

9.5 Operating Modes

MSP430i204x, MSP430i203x, MSP430i202x devices have one active mode and four software-selectable low-power modes. An interrupt event can wake up the device from the low-power modes LPM0 to LPM4, service the request, and restore back to the low-power mode on return from the interrupt program.

The following five operating modes can be configured by software:

- Active mode (AM)
 - All clocks are active.
- Low-power mode 0 or low-power mode 1 (LPM0 = LPM1)
 - CPU is disabled
 - Internal regulator remains enabled
 - DCO remains enabled
 - MCLK is disabled
 - ACLK and SMCLK remain active
- Low-power mode 2 or low-power mode 3 (LPM2 = LPM3)
 - CPU is disabled
 - Internal regulator remains enabled
 - DCO remains enabled
 - MCLK and SMCLK are disabled
 - ACLK remains active
- Low-power mode 4 (LPM4)
 - CPU is disabled
 - Internal regulator remains enabled
 - DCO is disabled
 - MCLK, SMCLK, and ACLK are disabled
- Low-power mode 4.5 (LPM4.5)
 - Internal regulator is disabled
 - No RAM retention
 - I/O pad state retention
 - Wake from RST/NMI, ports pins P2.1 or P2.2



9.6 Interrupt Vector Addresses

The interrupt vectors and the power-up starting address are in the address range 0FFFFh to 0FFE0h. The vector contains the 16-bit address of the appropriate interrupt handler instruction sequence.

If the reset vector (located at address 0FFFEh) contains 0FFFFh (for example, flash is not programmed), the CPU goes into LPM4 immediately after power up.

Table 9-3. Interrupt Vector Addresses

INTERRUPT SOURCE	INTERRUPT FLAG	SYSTEM INTERRUPT	WORD ADDRESS	PRIORITY
Power up External reset Watchdog Flash key violation PC out-of-range (1)	BORIFG RSTIFG WDTIFG KEYV	Reset	0FFFEh	15, highest
NMI Oscillator fault Flash memory access violation	NMIIFG OFIFG ACCVIFG ^{(2) (4)}	(Non)maskable, (Non)maskable, (Non)maskable	0FFFCh	14
Timer TA1	TA1CCR0 CCIFG (3)	Maskable	0FFFAh	13
Timer TA1	TA1CCR1 CCIFG, TA1CCR2 CCIFG, TA1CTL TAIFG ^{(2) (3)}	Maskable	0FFF8h	12
Voltage monitor	VMONIFG	Maskable	0FFF6h	11
Watchdog timer	WDTIFG	Maskable	0FFF4h	10
eUSCI_A0 receive or transmit	UCA0RXIFG, UCA0TXIFG	Maskable	0FFF2h	9
eUSCI_B0 receive or transmit	UCB0RXIFG, UCB0TXIFG	Maskable	0FFF0h	8
SD24	SD24CCTLx SD24OVIFG, SD24CCTLx SD24IFG ⁽²⁾ ⁽³⁾	Maskable	0FFEEh	7
Timer TA0	TA0CCR0 CCIFG (3)	Maskable	0FFECh	6
Timer TA0	TA0CCR1 CCIFG, TA0CCR2 CCIFG, TA0CTL TAIFG ^{(2) (3)}	Maskable	0FFEAh	5
I/O port P1	P1IFG.0 to P1IFG.7 (2) (3)	Maskable	0FFE8h	4
			0FFE6h	3
			0FFE4h	2
I/O port P2	P2IFG.0 to P2IFG.7 (2) (3)	Maskable	0FFE2h	1
			0FFE0h	0, lowest

⁽¹⁾ A reset is generated if the CPU tries to fetch instructions from within the module register memory address range (0h to 01FFh) or from within unused address range.

⁽²⁾ Multiple source flags

⁽³⁾ Interrupt flags are in the module.

^{(4) (}Non)maskable: the individual interrupt-enable bit can disable an interrupt event, but the general interrupt enable cannot.

SLAS887C - SEPTEMBER 2014 - REVISED MARCH 2021



9.7 Special Function Registers

Some interrupt enable and interrupt flag bits are collected into the lowest address space. Special function register bits not allocated to a functional purpose are not physically present in the device. Simple software access is provided with this arrangement.

Legend

rw Bit can be read and written.

rw-0, rw-1

Bit can be read and written. It is Reset or Set by PUC.
rw-(0), rw-(1)

Bit can be read and written. It is Reset or Set by POR.
rw-[0], rw-[1]

Bit can be read and written. It is Reset or Set by BOR.

SFR bit is not present in device.

Table 9-4. Interrupt Enable 1 (Address = 00h)

7	6	5	4	3	2	1	0
		ACCVIE	NMIIE			OFIE	WDTIE
		rw-0	rw-0			rw-0	rw-0

WDTIE Watchdog timer interrupt enable. Inactive if watchdog mode is selected. Active if watchdog timer is configured in interval timer

mode.

OFIE Oscillator fault interrupt enable

NMIIE (Non)maskable interrupt enable

ACCVIE Flash access violation interrupt enable

Table 9-5. Interrupt Flag Register 1 (Address = 02h)

7	6	5	4	3	2	1	0
			NMIIFG	RSTIFG	BORIFG	OFIFG	WDTIFG
			rw-0	rw-[0]	rw-[1]	rw-0	rw-(0)

WDTIFG Set on watchdog timer overflow (in watchdog mode) or security key violation.

Reset on V_{CC} power-up or a reset condition at RST/NMI pin in reset mode.

OFIFG Flag set on oscillator fault. This flag can be cleared by software when the oscillator runs free of fault.

BORIFG Brown out reset flag. This bit is set after V_{CC} power up and can be cleared by software.

RSTIFG External reset interrupt flag. Set on a reset condition at $\overline{\text{RST}}/\text{NMI}$ pin in reset mode. Reset on V_{CC} power up.

NMIIFG Set by the RST/NMI pin in NMI configuration.

9.8 Flash Memory

The flash memory can be programmed through the Spy-Bi-Wire or JTAG port, or in-system by the CPU. The CPU can perform single-byte and single-word writes to the flash memory. Features of the flash memory:

- Flash memory has n segments of main memory and one segment of information memory.
- Segment size is 1KB for both main memory and information memory.
- Segments 0 to n in main memory can be erased in one step, or each segment may be individually erased.
- Information memory segment can be erased separately or as a group with main memory segments 0 to n.
- Information memory segment contains calibration data. After reset, information memory segment is protected
 against programming and erasing. It can be unlocked but care should be taken not to erase this segment if
 the device-specific calibration data is required.

9.9 JTAG Operation

9.9.1 JTAG Standard Interface

The MSP430i family supports the standard JTAG interface which requires four signals for sending and receiving data. The JTAG signals are shared with general-purpose I/O. The TEST/SBWTCK pin is used to enable the JTAG signals. In addition to these signals, the RST/NMI/SBWTDIO is required to interface with MSP430i development tools and device programmers. Table 9-6 lists the JTAG pin requirements. For further details on interfacing to development tools and device programmers, see the MSP430 Hardware Tools User's Guide.

Table 9-6. JTAG Pin Requirements and Functions

table 5 6. 61A6 1 in recommends and 1 anotheris								
DEVICE SIGNAL	DIRECTION	FUNCTION						
P1.0/UCA0STE/MCLK/TCK	IN	JTAG clock input						
P1.1/UCA0CLK/SMCLK/TMS	IN	JTAG state control						
P1.2/UCA0RXD/UCA0SOMI/ACLK/TDI/TCLK	IN	JTAG data input/TCLK input						
P1.3/UCA0TXD/UCA0SIMO/TA0CLK/TDO/TDI	OUT	JTAG data output						
TEST/SBWTCK	IN	Enable JTAG pins						
RST/NMI/SBWTDIO	IN	External reset						
VCC		Power supply						
DVSS		Ground supply						

9.9.2 Spy-Bi-Wire Interface

In addition to the standard JTAG interface, the MSP430i family supports the 2-wire Spy-Bi-Wire interface. Spy-Bi-Wire can be used to interface with MSP430i development tools and device programmers. Table 9-7 lists the Spy-Bi-Wire interface pin requirements. For further details on interfacing to development tools and device programmers, see the MSP430 Hardware Tools User's Guide.

Table 9-7. Spy-Bi-Wire Pin Requirements and Functions

DEVICE SIGNAL	DIRECTION	FUNCTION
TEST/SBWTCK	IN	Spy-Bi-Wire clock input
RST/NMI/SBWTDIO	IN, OUT	Spy-Bi-Wire data input/output
VCC		Power supply
DVSS		Ground supply



9.9.3 JTAG Disable Register

The SYSJTAGDIS register can disable the JTAG port to provide code protection and device security. JTAG is disabled when software writes the value 0xA5A5 to this register within 64 MCLK clock cycles after a BOR or POR reset; otherwise, the JTAG port is enabled. Any writes to this register after the first 64 MCLK clock cycles are ignored. Reads from this register at any time return the JTAG enable or disable status. The value 0xA5A5 indicates that JTAG is disabled, and 0x9696 indicates that JTAG is enabled. The SYSJTAGDIS register is mapped to address 01FEh.

Note

Application programming the device to any of the low power modes within first 64 MCLK clock cycles after a BOR or POR reset will lock the device for any JTAG/SBW access.

Table 9-8. SYSJTAGDIS Register

15	14	13	12	11	10	9	8						
	JTAGKEY												
rw-[1]	rw-[0]	rw-[1]	rw-[0]	rw-[0]	rw-[1]	rw-[0]	rw-[1]						
7	6	5	4	3	2	1	0						
	JTAGKEY												
rw-[1]	rw-[0]	rw-[1]	rw-[0]	rw-[0]	rw-[1]	rw-[0]	rw-[1]						

JTAGKEY

0xA5A5 indicates JTAG is disabled and 0x9696 indicates JTAG is enabled.





9.10 Peripherals

Peripherals are connected to the CPU through data, address, and control buses. The peripherals can be managed using all instructions. For complete module descriptions, see the MSP430i2xx Family User's Guide.

9.10.1 Clock System

The clock system consists of a fixed 16.384-MHz frequency internal DCO. The DCO can operate in internal resistor mode or external resistor mode. The DCO clock accuracy is higher when operating in external resistor mode especially upon variation in operating temperature. This feature can be useful in applications like utility metering in which accurate clock is necessary under varying operating temperature. When external resistor mode is selected by application, the resistor of recommended value must be connected to ROSC pin of the device. Refer to Section 8.7.2.1 for the recommended value of the resistor at the ROSC pin. TI recommends connecting the ROSC pin to AVSS when operating the DCO in internal resistor mode. When a resistor fault is detected in the external resistor mode, the DCO automatically switches to the internal resistor mode as a fail-safe mechanism to keep the system clocks active.

The DCO can be completely bypassed and the system clocks can be sourced by an external digital clock. The clock system generates MCLK, SMCLK, and ACLK. MCLK is used by the CPU, while SMCLK and ACLK are used by the peripheral modules. There are programmable clock dividers for MCLK and SMCLK. ACLK runs at a fixed 32-kHz frequency. The clock system supports active mode and four low-power modes.

9.10.2 Power-Management Module (PMM)

The PMM consists of voltage regulator that generates 1.8-V regulated core voltage. There is a brownout reset (BOR) circuit on the high-voltage domain, and a supply voltage supervisor (SVS) module on the low-voltage domain. The BOR and SVS provide the proper internal reset signal to the device during power on and power off.

A built-in voltage reference is used by submodules of the PMM and by the analog modules on the device. A temperature sensor is also available in the built-in voltage reference.

The voltage monitor (VMON) on the high-voltage domain can monitor external voltage on the VMONIN pin against the internal reference voltage or by comparing the on-chip V_{CC} to one of three programmable threshold voltages. During the LPM4.5 mode, the reference, voltage regulator, temperature sensor, and voltage monitor are turned off, and only the high-side brownout circuit is active.

9.10.3 Digital I/O

Two 8-bit I/O ports (P1 and P2) are implemented on the MSP430i204x, MSP430i203x, MSP430i202x devices. On 32-pin RHB devices, ports P1 and P2 are complete, and 16 I/Os are available. On 28-pin PW devices, port P2 is reduced to 4 bits, and 12 I/Os are available. On 28-pin PW devices, the unavailable pins (P2.4 to P2.7) must be programmed to port function, output direction, and be driven with value 0.

- All individual I/O bits are independently programmable.
- Any combination of input, output, and interrupt condition is possible.
- Edge-selectable interrupt input capability for all 8 bits of port P1 and P2
- LPM4.5 wake-up capability for Port pins P2.1 and P2.2
- Read and write access to port-control registers is supported by all instructions.

9.10.4 Watchdog Timer (WDT)

The primary function of the WDT module is to perform a controlled system restart after a software problem occurs. If the selected time interval expires, a system reset is generated. If the watchdog function is not needed in an application, the module can be disabled or configured as an interval timer and can generate interrupts at selected time intervals.

9.10.5 Timer TA0

Timer TA0 is a 16-bit timer/counter (Timer_A type) with three capture/compare registers. TA0 can support multiple capture/compares, PWM outputs, and interval timing (see Table 9-9). TA0 also has extensive interrupt capabilities. Interrupts may be generated from the counter on overflow conditions and from each of the capture/compare registers.

Table 9-9. TA0 Signal Connections

INPUT PORT PIN	DEVICE INPUT SIGNAL	MODULE INPUT SIGNAL	MODULE BLOCK	MODULE OUTPUT SIGNAL	DEVICE OUTPUT SIGNAL	OUTPUT PORT PIN
P1.3	TA0CLK	TACLK				
	ACLK (internal)	ACLK	Timer	NA	NA	
	SMCLK (internal)	SMCLK	Timer	INA	INA	
P1.3	TA0CLK	INCLK				
P1.4	TA0.0	CCI0A				P1.4
P2.5	TA0.0	CCI0B	0000	TAO	TA0.0	P2.5
	DVSS	GND	- CCR0	TA0	1A0.0	
	VCC	VCC				
P1.5	TA0.1	CCI1A				P1.5
	ACLK (internal)	CCI1B	CCR1	TA1	TA0.1	P2.6
	DVSS	GND	CCRI	IAI	IAU.I	
	VCC	VCC				
P1.6	TA0.2	CCI2A				P1.6
	TA1 CCR2 output (internal)	CCI2B	CCR2	TA2	TA0.2	P2.7
	DVSS	GND]		TA1 CCI2P innut	
	VCC	VCC]		TA1 CCI2B input	



9.10.6 Timer TA1

Timer TA1 is a 16-bit timer/counter (Timer_A type) with three capture/compare registers. TA1 can support multiple capture/compares, PWM outputs, and interval timing (see Table 9-10). TA1 also has extensive interrupt capabilities. Interrupts may be generated from the counter on overflow conditions and from each of the capture/compare registers.

Table 9-10. TA1 Signal Connections

INPUT PORT PIN	DEVICE INPUT SIGNAL	MODULE INPUT SIGNAL	MODULE BLOCK	MODULE OUTPUT SIGNAL	DEVICE OUTPUT SIGNAL	OUTPUT PORT PIN
P1.7	TA1CLK	TACLK				
	ACLK (internal)	ACLK	Timer	NA	NA	
	SMCLK (internal)	SMCLK	Timer	INA	INA	
P1.7	TA1CLK	INCLK				
P2.0	TA1.0	CCI0A				P2.0
P2.4	TA1.0	CCI0B	CCR0	TA0	TA1.0	P2.4
	DVSS	GND	CCRU	IAU	IAT.0	
	VCC	VCC				
P2.1	TA1.1	CCI1A				P2.1
	ACLK (internal)	CCI1B	CCR1	TA1	TA1.1	
	DVSS	GND	CCRI	IAI	IAI.I	
	VCC	VCC				
P2.2	TA1.2	CCI2A				P2.2
	TA0 CCR2 output (internal)	CCI2B	CCR2	TA2	TA1.2	
	DVSS	GND			TAO COISP innert	
	VCC	VCC			TA0 CCI2B input	

9.10.7 Enhanced Universal Serial Communication Interface (eUSCI)

The eUSCI module is used for serial data communication. The eUSCI module supports synchronous communication protocols such as SPI (3-pin or 4-pin) and I²C, and asynchronous communication protocols such as UART, enhanced UART with automatic baudrate detection, and IrDA.

The eUSCI An module provides support for SPI (3-pin or 4-pin), UART, enhanced UART, and IrDA.

The eUSCI_Bn module provides support for SPI (3-pin or 4-pin) and I²C.

One eUSCI A and one eUSCI B module are implemented on MSP430i20xx devices.

9.10.8 Hardware Multiplier

The multiplication operation is supported by a dedicated peripheral module. The module performs 16×16-bit, 16×8-bit, 8×16-bit, and 8×8-bit operations. The module supports signed and unsigned multiplication as well as signed and unsigned multiply-and-accumulate operations. The result of an operation can be accessed immediately after the operands have been loaded into the peripheral registers. No additional clock cycles are required.

SLAS887C - SEPTEMBER 2014 - REVISED MARCH 2021



9.10.9 SD24

There are up to four independent 24-bit sigma-delta ADCs. Each converter is designed with a fully differential analog input pair and programmable gain amplifier input stage. Also the converters are based on second-order oversampling sigma-delta modulators and digital decimation filters. The decimation filters are comb-type filters with selectable oversampling ratios of up to 256.


The SD24 converters can operate with internal reference (SD24REFS = 1) or with external reference (SD24REFS = 0). When SD24 operates with internal reference the VREF pin must not be loaded externally. Connect only the recommended capacitor value (C_{VREF}) at VREF pin to AVSS (see Section 8.7.7.2).



9.11 Input/Output Diagrams

9.11.1 Port P1, P1.0 to P1.3, Input/Output With Schmitt Trigger

Figure 9-8 shows the pin diagram. Table 9-11 summarizes the selection of the pin function.



Functional representation only.

Figure 9-8. Py.x/Mod1/Mod2/JTAG Pin Diagram



Table 9-11. Port P1 (P1.0 to P1.3) Pin Functions


DINI NIAME (D4)		FUNCTION	C	ONTROL BITS	OR SIGNALS	(1)
PIN NAME (P1.x)	X		P1DIR.x	P1SEL1.x	P1SEL0.x	JTAG Enable
P1.0/UCA0STE/MCLK/TCK	0	P1.0 (I/O) ⁽²⁾	I: 0; O: 1	0	0	0
		UCA0STE	X ⁽³⁾	0	1	0
		N/A	0	1	0	0
		MCLK	1	- !	U	
		N/A	0	1	1	0
		DVSS	1] '	Į į	
		TCK ⁽⁴⁾	Х	Х	Х	1
P1.1/UCA0CLK/SMCLK/TMS	1	P1.1 (I/O) ⁽²⁾	I: 0; O: 1	0	0	0
		UCA0CLK	X ⁽³⁾	0	1	0
		N/A	0	- 1	0	0
		SMCLK	1	1		0
		N/A	0	4	1	0
		DVSS	1	1	'	0
		TMS ⁽⁴⁾	Х	Х	Х	1
P1.2/UCA0RXD/UCA0SOMI/	2	P1.2 (I/O) ⁽²⁾	I: 0; O: 1	0	0	0
ACLK/TDI/TCLK		UCA0RXD/UCA0SOMI	X(3)	0	1	0
		N/A	0	4	0	0
		ACLK	1	1	0	
		N/A	0	4	4	0
		DVSS	1	1	1	0
		TDI/TCLK ⁽⁴⁾	Х	Х	Х	1
P1.3/UCA0TXD/UCA0SIMO/	3	P1.3 (I/O) ⁽²⁾	I: 0; O: 1	0	0	0
TA0CLK/TDO/TDI		UCA0TXD/UCA0SIMO	X ⁽³⁾	0	1	0
	TA0CLK	0	1	0	0	
		DVSS	1	1	0	0
		N/A	0	- 1	1	0
		DVSS	1] '	1	
		TDO/TDI ⁽⁴⁾	Х	Х	Х	1

- (1) X = Don't care
- (2) Default condition
- (3) Direction is controlled by eUSCI_A0 module.
- (4) The pin direction is controlled by the JTAG module. The JTAG mode selection is made through the Spy-Bi-Wire 4-wire entry sequence. Neither P1SEL0.x and P1SEL1.x nor P1DIR.x have an effect in these cases.



9.11.2 Port P1, P1.4 to P1.7, Input/Output With Schmitt Trigger

Figure 9-9 shows the pin diagram. Table 9-12 summarizes the selection of the pin function.



Functional representation only.

Figure 9-9. Py.x/Mod1/Mod2 Pin Schematic

Table 9-12. Port P1 (P1.4 to P1.7) Pin Functions

PIN NAME (P1.x)		FUNCTION	CONTR	CONTROL BITS OR SIGNALS ⁽¹⁾			
PIN NAME (P1.X)	X	FUNCTION	P1DIR.x	P1SEL1.x	P1SEL0.x		
P1.4/UCB0STE/TA0.0		P1.4 (I/O)	I: 0; O: 1	0	0		
		UCB0STE	X ⁽²⁾	0	1		
		TA0.CCI0A	0	1	0		
		TA0.0	1	<u>'</u>	U		
		N/A	0	1	1		
		DVSS	1	'	I		
P1.5/UCB0CLK/TA0.1	5	P1.5 (I/O)	I: 0; O: 1	0	0		
		UCB0CLK	X ⁽²⁾	0	1		
		TA0.CCI1A	0	1	0		
		TA0.1	1	<u>'</u>	U		
		N/A	0	1	1		
		DVSS	1	'	, , , , , , , , , , , , , , , , , , ,		
P1.6/UCB0SCL/UCB0SOMI/	6	P1.6 (I/O)	I: 0; O: 1	0	0		
TA0.2		UCB0SCL/UCB0SOMI	X ⁽²⁾	0	1		
		TA0.CCI2A	0	1	0		
		TA0.2	1	'	U		
		N/A	0	1	1		
		DVSS	1	· '	I		
P1.7/UCB0SDA/UCB0SIMO/	7	P1.7 (I/O)	I: 0; O: 1	0	0		
TA1CLK		UCB0SDA/UCB0SIMO X ⁽²⁾		0	1		
		TA1CLK	0	1	0		
		DVSS	1	1 '	U		
		N/A	0	1	1		
		DVSS	1	1	1		


⁽¹⁾ X = Don't care

⁽²⁾ Direction is controlled by eUSCI_B0 module.



9.11.3 Port P2, P2.0 to P2.2 and P2.4 to P2.7, Input/Output With Schmitt Trigger

Figure 9-10 shows the pin diagram. Table 9-13 summarizes the selection of the pin function.



Functional representation only.

Figure 9-10. Py.x/Mod1/Mod2 Pin Schematic

Table 9-13. Port P2 (P2.0 to P2.2 and P2.4 to P2.7) Pin Functions

DIN NAME (D2 v)		FUNCTION	CONTR	CONTROL BITS OR SIGNALS					
PIN NAME (P2.x)	X	FUNCTION	P2DIR.x	P2SEL1.x	P2SEL0.x				
P2.0/TA1.0/CLKIN	0	P2.0 (I/O)	I: 0; O: 1	0	0				
		TA1.CCI0A	0	- 0	1				
		TA1.0	1		'				
		CLKIN (DCO bypass clock)	0	1	0				
		DVSS	1						
		N/A	0	1	1				
		DVSS	1]	'				
P2.1/TA1.1	1	P2.1 (I/O)	I: 0; O: 1	0	0				
		TA1.CCI1A	0	0	1				
		TA1.1	1]	'				
		N/A	0	1	0				
		DVSS	1	<u> </u>	0				
		N/A	1	1					
		DVSS	1	1 '	'				



Table 9-13. Port P2 (P2.0 to P2.2 and P2.4 to P2.7) Pin Functions (continued)


PIN NAME (P2.x)		EUNCTION	CONTR	CONTROL BITS OR SIGNALS					
PIN NAME (P2.X)	X	FUNCTION	P2DIR.x	P2SEL1.x	P2SEL0.x				
P2.2/TA1.2	2	P2.2 (I/O)	I: 0; O: 1	0	0				
		TA1.CCI2A	0	- 0	4				
		TA1.2	1		1				
		N/A	0	1	0				
		DVSS	1	'	U				
		N/A	0	1	1				
		DVSS	1] '	Į				
P2.4/TA1.0 ⁽¹⁾	4	P2.4 (I/O)	I: 0; O: 1	0	0				
		TA1.CCI0B	0	0	1				
		TA1.0	1		, i				
		N/A	0	1	0				
		DVSS	1	_ '	U				
		N/A	0	1	1				
		DVSS	1	- 	1				
P2.5/TA0.0 ⁽¹⁾	5	P2.5 (I/O) I: 0; O:		0	0				
		TA0.CCI0B	0	- 0	1				
		TA0.0	1		, i				
		N/A	0	4	0				
		DVSS	1	1	U				
		N/A	0	1	1				
		DVSS	1	'	, i				
P2.6/TA0.1 ⁽¹⁾	6	P2.6 (I/O)	I: 0; O: 1	0	0				
		N/A	0	0	4				
P2.5/TA0.0 ⁽¹⁾ P2.6/TA0.1 ⁽¹⁾ P2.7/TA0.2 ⁽¹⁾		TA0.1	1	0	1				
	4 P2.4 (I/O) TA1.CCI0B TA1.0 N/A DVSS N/A DVSS 5 P2.5 (I/O) TA0.CCI0B TA0.0 N/A DVSS N/A DVSS N/A DVSS N/A DVSS N/A DVSS N/A DVSS N/A DVSS N/A DVSS N/A TA0.1 N/A DVSS N/A DVSS N/A DVSS N/A DVSS N/A DVSS N/A DVSS N/A	0	4	0					
		DVSS	1	1	0				
		N/A	0	1	4				
		DVSS	1	1	1				
P2.7/TA0.2 ⁽¹⁾	7	P2.7 (I/O)	I: 0; O: 1	0	0				
		N/A	0		4				
		TA0.2	1	0	1				
		N/A	0	4	0				
		DVSS	1	1	0				
		N/A	0	_	4				
		DVSS	1	- 1	1				

⁽¹⁾ Available only on 32-pin RHB devices.



9.11.4 Port P2, P2.3, Input/Output With Schmitt Trigger

Figure 9-11 shows the pin diagram. Table 9-14 summarizes the selection of the pin function.



Functional representation only.

Figure 9-11. Py.x/VMONIN Pin Schematic

Table 9-14. Port P2 (P2.3) Pin Functions

PIN NAME (P2.x)		FUNCTION	CONTROL BITS OR SIGNALS ⁽¹⁾				
PIN NAME (P2.X)	X	FUNCTION	P2DIR.x	P2SEL1.x	P2SEL0.x		
P2.3/VMONIN	3	P2.3 (I/O)	I: 0; O: 1	0	0		
		N/A	0	0 1			
		DVSS	1	U	l l		
		N/A	0	4			
		DVSS	1	'	0		
		VMONIN ⁽²⁾	Х	1	1		

- (1) X = Don't care
- (2) Setting P2SEL1.3 and P2SEL0.3 disables the output driver and the input Schmitt trigger to prevent parasitic cross currents when applying voltage at VMONIN pin. To enable the VMONIN function, VMONLVLx bits must be set to 3'b111 in the VMONCTL register.



9.12 Device Descriptor

Table 9-15 lists the contents of the tag-length-value (TLV) device descriptor structure for the MSP430i204x, MSP430i203x, and MSP430i202x devices.

Table 9-15. MSP430i204x, MSP430i203x, MSP430i202x TLV

	DESCRIPTION	ADDRESS	SIZE (BYTES)	VALUE
Checksum	TLV checksum	013C0h	2	Per unit
	Die Record Tag	013C2h	1	01h
	Die Record Length	013C3h	1	0Ah
Die Record	Lot/Wafer ID	013C4h	4	Per unit
Die Record	Die X position	013C8h	2	Per unit
	Die Y position	013CAh	2	Per unit
	Test results	013CCh	2	Per unit
	REF Calibration Tag	013CEh	1	02h
REF Calibration	REF Calibration Length	013CFh	1	02h
REF Calibration	Calibrate REF – for REFCAL1 register	013D0h	1	Per unit
	Calibrate REF – for REFCAL0 register	013D1h	1	Per unit
Calibrat DCO Ca DCO Ca Calibration	DCO Calibration Tag	013D2h	1	03h
	DCO Calibration Length	013D3h	1	04h
DCO Calibration	Calibrate DCO – for CSIRFCAL register	013D4h	1	Per unit
DCO Calibration	Calibrate DCO – for CSIRTCAL register	013D5h	1	Per unit
	Calibrate DCO – for CSERFCAL register	013D6h	1	Per unit
	Calibrate DCO – for CSERTCAL register	013D7h	1	Per unit
	SD24 Calibration Tag	013D8h	1	04h
SD24 Calibration	SD24 Calibration Length	013D9h	1	02h
SD24 Calibration	Calibrate SD24 – for SD24TRIM register	013DAh	1	Per unit
	Empty	013DBh	1	FFh
	Tag Empty	013DCh	1	FEh
Empty	Empty Length	013DDh	1	22h
	Empty	013DEh	34	FFh



9.13 Memory

Table 9-16 lists the memory organization for the specified devices.

Table 9-16. Memory Organization

rabio o roi momory organization								
		MSP430i2040 MSP430i2030 MSP430i2020	MSP430i2041 MSP430i2031 MSP430i2021					
Memory	Size	16KB	32KB					
Main: interrupt vector	Flash	0xFFFF to 0xFFE0	0xFFFF to 0xFFE0					
Main: code memory	Flash	0xFFFF to 0xC000	0xFFFF to 0x8000					
Information memory	Size	1KB	1KB					
iniornation memory	Flash	0x13FFh to 0x1000	0x13FFh to 0x1000					
RAM	Size	1KB	2KB					
KAIVI	Address	0x05FF to 0x0200	0x09FF to 0x0200					
	16-bit	0x01FF to 0x0100	0x01FF to 0x0100					
Peripherals	8-bit	0x00FF to 0x0010	0x00FF to 0x0010					
	8-bit SFR	0x000F to 0x0000	0x000F to 0x0000					

9.13.1 Peripheral File Map

Table 9-17 lists the peripherals that support word access, and Table 9-18 lists the peripherals that support byte access. Peripherals that support both access types are listed in both tables.

Table 9-17. Peripherals With Word Access

MODULE	REGISTER DESCRIPTION	ACRONYM	ADDRESS
SYS	JTAG disable register	SYSJTAGDIS	0x01FE
	Capture/compare register 2	TA1CCR2	0x0196
	Capture/compare register 1	TA1CCR1	0x0194
	Capture/compare register 0	TA1CCR0	0x0192
	Timer_A register	TA1R	0x0190
Timer TA1	Capture/compare control 2	TA1CCTL2	0x0186
	Capture/compare control 1	TA1CCTL1	0x0184
	Capture/compare control 0	TA1CCTL0	0x0182
	Timer_A control	TA1CTL	0x0180
	Timer_A interrupt vector	TA1IV	0x011E
Timer TA1	Capture/compare register 2	TA0CCR2	0x0176
	Capture/compare register 1	TA0CCR1	0x0174
	Capture/compare register 0	TA0CCR0	0x0172
	Timer_A register	TA0R	0x0170
Timer TA0	Capture/compare control 2	TA0CCTL2	0x0166
	Capture/compare control 1	TA0CCTL1	0x0164
	Capture/compare control 0	TA0CCTL0	0x0162
	Timer_A control	TA0CTL	0x0160
	Timer_A interrupt vector	TAOIV	0x012E



Table 9-17. Peripherals With Word Access (continued)

MODULE	REGISTER DESCRIPTION	ACRONYM	ADDRESS
32322	USCI A control word 0	UCA0CTLW0	0x0140
	USCI A control word 1	UCA0CTLW1	0x0140
eUSCI_A0	USCI A baud rate 0	UCA0BR0	0x0146
	USCI A baud rate 1	UCA0BR1	0x0147
JSCI_B0	USCI A modulation control	UCA0MCTLW	0x0147
	USCI_A status	UCAOSTAT	0x0146
	USCI_A receive buffer	UCAORXBUF	0x014A
eUSCI_A0	USCI A transmit buffer	UCA0TXBUF	0x014C
	USCI A LIN control	UCA0ABCTL	0x014L
	USCI_A IrDA transmit control	UCAOIRTCTL	0x0150
	USCI_A IrDA receive control	UCA0IRRCTL	0x0153
	USCI_A interrupt enable	UCA0IE	0x015A
	USCI_A interrupt flags	UCA0IFG	0x015C
	USCI_A interrupt vector word	UCA0IV	0x015E
	USCI_B control word 0	UCB0CTLW0	0x01C0
	USCI_B control word 1	UCB0CTLW1	0x01C2
	USCI_B bit rate 0	UCB0BR0	0x01C6
	USCI_B bit rate 1	UCB0BR1	0x01C7
	USCI_B status word	UCB0STATW	0x01C8
eUSCI_B0	USCI_B byte counter threshold	UCB0TBCNT	0x01CA
	USCI_B receive buffer	UCB0RXBUF	0x01CC
	USCI_B transmit buffer	UCB0TXBUF	0x01CE
	USCI_B I2C own address 0	UCB0I2COA0	0x01D4
:USCI_BU	USCI_B I2C own address 1	UCB0l2COA1	0x01D6
	USCI_B I2C own address 2	UCB0l2COA2	0x01D8
eUSCI_B0	USCI_B I2C own address 3	UCB0I2COA3	0x01DA
	USCI_B received address	UCB0ADDRX	0x01DC
	USCI_B address mask	UCB0ADDMASK	0x01DE
	USCI I2C slave address	UCB0I2CSA	0x01E0
	USCI interrupt enable	UCB0IE	0x01EA
	USCI interrupt flags	UCB0IFG	0x01EC
	USCI interrupt vector word	UCB0IV	0x01EE
	Sum extend	SUMEXT	0x013E
	Result high word	RESHI	0x013C
	Result low word	RESLO	0x013A
	Second operand	OP2	0x0138
Hardware Multiplier	Multiply signed + accumulate/operand 1	MACS	0x0136
	Multiply + accumulate/operand 1	MAC	0x0134
	Multiply signed/operand 1	MPYS	0x0132
	Multiply unsigned/operand 1	MPY	0x0130
	Flash control 3	FCTL3	0x012C
Flash Memory	Flash control 2	FCTL2	0x012A
	Flash control 1	FCTL1	0x012A
Watchdog Timer	Watchdog/timer control	WDTCTL	0x0120

www.ti.com

Table 9-17. Peripherals With Word Access (continued)

MODULE	REGISTER DESCRIPTION	ACRONYM	ADDRESS
	SD24 interrupt vector word register	SD24IV	0x01F0
	Channel 3 conversion memory ⁽¹⁾ (2)	SD24MEM3	0x0116
	Channel 2 conversion memory ⁽²⁾	SD24MEM2	0x0114
	Channel 1 conversion memory	SD24MEM1	0x0112
SD24	Channel 0 conversion memory	SD24MEM0	0x0110
(also see Table 9-18)	Channel 3 control ⁽¹⁾ (2)	SD24CCTL3	0x0108
	Channel 2 control ⁽²⁾	SD24CCTL2	0x0106
	Channel 1 control	SD24CCTL1	0x0104
	Channel 0 control	SD24CCTL0	0x0102
	General Control	SD24CTL	0x0100

- (1) Not available on MSP430i2031 and MSP430i2030 devices.
- Not available on MSP430i2021 and MSP430i2020 devices.

Table 9-18. Peripherals With Byte Access

MODULE	REGISTER DESCRIPTION	REGISTER NAME	ADDRESS
	SD24 trim	SD24TRIM	0x00BF
	Channel 3 preload ⁽¹⁾ (2)	SD24PRE3	0x00BB
	Channel 2 preload ⁽²⁾	SD24PRE2	0x00BA
	Channel 1 preload	SD24PRE1	0x00B9
1	Channel 0 preload	SD24PRE0	0x00B8
(also see rable o 11)	Channel 3 input control ⁽¹⁾ (2)	SD24INCTL3	0x00B3
	Channel 2 input control ⁽²⁾	SD24INCTL2	0x00B2
	Channel 1 input control	SD24INCTL1	0x00B1
	Channel 0 input control	SD24INCTL0	0x00B0
	Reference calibration 1	REFCAL1	0x0063
DMM	Reference calibration 0	REFCAL0	0x0062
FIVIIVI	Voltage monitor control	VMONCTL	0x0061
	LPM4.5 control	LPM45CTL	0x0060
	Clock system external resistor temperature calibration	CSERTCAL	0x0055
Clock System	Clock system external resistor frequency calibration	CSERFCAL	0x0054
	Clock system internal resistor temperature calibration	CSIRTCAL	0x0053
	Clock system internal resistor frequency calibration	CSIRFCAL	0x0052
	Clock system control 1	CSCTL1	0x0051
	Clock system control 0	CSCTL0	0x0050
	Port P2 interrupt flag	P2IFG	0x002D
	Port P2 interrupt enable	P2IE	0x002B
	Port P2 interrupt edge select	P2IES	0x0029
	Port P2 interrupt vector word	P2IV	0x002E
Port P2	Port P2 selection 1	P2SEL1	0x001D
	Port P2 selection 0	P2SEL0	0x001B
PMM Clock System Port P2	Port P2 direction	P2DIR	0x0015
	Port P2 output	P2OUT	0x0013
	Port P2 input	P2IN	0x0011



Table 9-18. Peripherals With Byte Access (continued)

MODULE	REGISTER DESCRIPTION	REGISTER NAME	ADDRESS
	Port P1 interrupt flag	P1IFG	0x002C
	Port P1 interrupt enable	P1IE	0x002A
	Port P1 interrupt edge select	P1IES	0x0028
	Port P1 interrupt vector word	P1IV	0x001E
Port P1	Port P1 selection 1	P1SEL1	0x001C
	Port P1 selection 0	P1SEL0	0x001A
	Port P1 direction	P1DIR	0x0014
	Port P1 output	P1OUT	0x0012
	Port P1 input	P1IN	0x0010
Special Function	SFR interrupt flag 1	IFG1	0x0002
Special Function	SFR interrupt enable 1	IE1	0x0000

⁽¹⁾ Not available on MSP430i2031 or MSP430i2030 devices.

9.14 Identification

9.14.1 Device Identification

The device type can be identified from the top-side marking on the device package. See the packaging information page or the device errata sheets listed in Section 11.4 for help.

9.14.2 JTAG Identification

Programming through the JTAG interface, including reading and identifying the JTAG ID, is described in detail in the MSP430 Programming With the JTAG Interface.

⁽²⁾ Not available on MSP430i2021 or MSP430i2020 devices.





10 Applications, Implementation, and Layout

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

The following resources provide application guidelines and best practices when designing with the MSP430i20xx devices.

Implementation of a One- or Two-Phase Electronic Watt-Hour Meter Using MSP430i20xx application report

This application report describes the implementation of a low-cost 1- or 2-phase electronic electricity meter that uses the TI MSP430i20xx metering processor. This application report includes information on metrology software and hardware procedures for this single-chip implementation.

Single-Phase and DC Embedded Metering Power Using MSP430i2040 application report

This application report describes an EVM that uses the MSP430i2040 microcontroller for embedded metering (submetering). In this application, the electricity measuring device is embedded in the end application and gives the user information about the voltage, current, and power consumption of the device. In addition, the EVM can compensate for line resistance and EMI filter capacitance.

Single Phase and DC Embedded Metering (Server Power Monitor) reference design

This reference design implements a high-accuracy single-phase embedded meter using an MSP430 MCU. This EVM has built-in support to measure AC voltage, current, active power, reactive power, apparent power, frequency, power factor, voltage THD, current THD, fundamental voltage, fundamental current, fundamental power and DC voltage, DC current, DC active power. It can detect the input voltage to work in DC or AC mode. It can also compensate for the effects of the wire resistance and the EMI filter capacitance so that the reading of voltage and power matches the reading of an external meter when EMI filter is connected to the input.

Three Output Smart Power Strip reference design

This reference design implements a high-accuracy single-phase embedded metering smart power strip using an MSP430 MCU. This design supports measurement of AC voltage, current, active power, reactive power, apparent power, frequency, and power factor with 3 sockets measured individually. Additional hardware is added to provide futher development like relay control and wired or wireless communication.

11 Device and Documentation Support

11.1 Getting Started and Next Steps

For more information on the MSP430[™] family of devices and the tools and libraries that are available to help with your development, visit the MSP430[™] ultra-low-power sensing & measurement MCUs overview.

11.2 Device Nomenclature

To designate the stages in the product development cycle, TI assigns prefixes to the part numbers of all MSP MCU devices. Each MSP MCU commercial family member has one of two prefixes: MSP or XMS. These prefixes represent evolutionary stages of product development from engineering prototypes (XMS) through fully qualified production devices (MSP).

XMS – Experimental device that is not necessarily representative of the final device's electrical specifications

MSP - Fully qualified production device

XMS devices are shipped against the following disclaimer:

"Developmental product is intended for internal evaluation purposes."

MSP devices have been characterized fully, and the quality and reliability of the device have been demonstrated fully. TI's standard warranty applies.

Predictions show that prototype devices (XMS) have a greater failure rate than the standard production devices. TI recommends that these devices not be used in any production system because their expected end-use failure rate still is undefined. Only qualified production devices are to be used.

TI device nomenclature also includes a suffix with the device family name. This suffix indicates the temperature range, package type, and distribution format. Figure 11-1 provides a legend for reading the complete device name.




Figure 11-1. Device Nomenclature



11.3 Tools and Software

All MSP microcontrollers are supported by a wide variety of software and hardware development tools. Tools are available from TI and various third parties. See them all at MSP430 ultra-low-power MCUs – Design & development.

Design Kits and Evaluation Modules

32-pin target development board and MSP-FET programmer bundle for MSP430i2x MCUs

The MSP-FET430U32A is a stand-alone ZIF socket target board used to program and debug the MSP430 MCU in-system through the JTAG interface or the Spy-Bi-Wire (2-wire JTAG) protocol.

MSP430 LaunchPad™ Value Line Development Kit

The MSP-EXP430G2 LaunchPad development kit is an easy-to-use microcontroller development board for the low-power and low-cost MSP430G2x MCUs. It has on-board emulation for programming and debugging and features a 14/20-pin DIP socket, on-board buttons and LEDs and BoosterPack plug-in module pinouts that support a wide range of modules for added functionality such as wireless, displays, and more.

MSP430i2040 Submetering EVM

This embedded metering (sub-meter or e-meter) EVM is designed based on the MSP430i2040. The EVM can be connected to the mains (or to DC) and the load directly. The EVM measures the electrical parameters of the load and the result of measurement can be read from the UART port. This EVM provided with built-in power supply and isolated serial connect to facilitate user quick start to the evaluation of the MSP430i2040 in embedded metering application.

Software

MSP430Ware[™] Software

MSP430Ware software is a collection of code examples, data sheets, and other design resources for all MSP430 devices delivered in a convenient package. In addition to providing a complete collection of existing MSP430 MCU design resources, MSP430Ware software also includes a high-level API called MSP Driver Library. This library makes it easy to program MSP430 hardware. MSP430Ware software is available as a component of CCS or as a stand-alone package.

MSP430i20xx Code Examples

C code examples are available for every MSP device that configures each of the integrated peripherals for various application needs.

Floating Point Math Library for MSP430

Leveraging the intelligent peripherals of TI devices, this floating point math library of scalar functions brings you up to 26x better performance. Mathlib is easy to integrate into your designs. This library is free and is integrated in both Code Composer Studio and IAR IDEs.

Fixed Point Math Library for MSP

The TI MSP IQmath and Qmath Libraries are a collection of highly optimized and high-precision mathematical functions for C programmers to seamlessly port a floating-point algorithm into fixed-point code on MSP430 and MSP432 devices. These routines are typically used in computationally intensive real-time applications where optimal execution speed, high accuracy and ultra-low energy are critical. By using the IQmath and Qmath libraries, it is possible to achieve execution speeds considerably faster and energy consumption considerably lower than equivalent code written using floating-point math.

SLAS887C - SEPTEMBER 2014 - REVISED MARCH 2021



Development Tools

Code Composer Studio™ Integrated Development Environment for MSP Microcontrollers

Code Composer Studio (CCS) integrated development environment (IDE) supports all MSP microcontroller devices. CCS comprises a suite of embedded software utilities used to develop and debug embedded applications. CCS includes an optimizing C/C++ compiler, source code editor, project build environment, debugger, profiler, and many other features.

MSP Flasher - Command Line Programmer

MSP Flasher is an open-source shell-based interface for programming MSP microcontrollers through a FET programmer or eZ430 using JTAG or Spy-Bi-Wire (SBW) communication. MSP Flasher can download binary files (.txt or .hex) directly to the MSP microcontroller without an IDE.

MSP MCU Programmer and Debugger

The MSP-FET is a powerful emulation development tool – often called a debug probe – which lets users quickly begin application development on MSP low-power MCUs. Creating MCU software usually requires downloading the resulting binary program to the MSP device for validation and debugging.

MSP-GANG Production Programmer

The MSP Gang Programmer is an MSP430 or MSP432 device programmer that can program up to eight identical MSP430 or MSP432 flash or FRAM devices at the same time. The MSP Gang Programmer connects to a host PC using a standard RS-232 or USB connection and provides flexible programming options that let the user fully customize the process.

11.4 Documentation Support

The following documents describe the MSP430i20xx MCUs. Copies of these documents are available on the Internet at www.ti.com.

Receiving Notification of Document Updates

To receive notification of documentation updates—including silicon errata—go to the product folder for your device on ti.com (for example, MSP430i2041). In the upper right corner, click the "Alert me" button. This registers you to receive a weekly digest of product information that has changed (if any). For change details, check the revision history of any revised document.

Errata

MSP430i2041 Device Erratasheet

Describes the known exceptions to the functional specifications.

MSP430i2040 Device Erratasheet

Describes the known exceptions to the functional specifications.

MSP430i2031 Device Erratasheet

Describes the known exceptions to the functional specifications.

MSP430i2031 Device Erratasheet

Describes the known exceptions to the functional specifications.

MSP430i2021 Device Erratasheet

Describes the known exceptions to the functional specifications.

MSP430i2021 Device Erratasheet

Describes the known exceptions to the functional specifications.





User's Guides

MSP430i2xx Family User's Guide

Detailed description of all modules and peripherals available in this device family.

MSP430™ Flash Device Bootloader (BSL) User's Guide

The MSP430 bootloader (BSL) lets users communicate with embedded memory in the MSP430 microcontroller during the prototyping phase, final production, and in service. Both the programmable memory (flash memory) and the data memory (RAM) can be modified as required. Do not confuse the bootloader with the bootstrap loader programs found in some digital signal processors (DSPs) that automatically load program code (and data) from external memory to the internal memory of the DSP.

MSP430 Programming With the JTAG Interface

This document describes the functions that are required to erase, program, and verify the memory module of the MSP430 flash-based and FRAM-based microcontroller families using the JTAG communication port. In addition, it describes how to program the JTAG access security fuse that is available on all MSP430 devices. This document describes device access using both the standard 4-wire JTAG interface and the 2-wire JTAG interface, which is also referred to as Spy-Bi-Wire (SBW).

MSP430 Hardware Tools User's Guide

This manual describes the hardware of the TI MSP-FET430 Flash Emulation Tool (FET). The FET is the program development tool for the MSP430 ultra-low-power microcontroller. Both available interface types, the parallel port interface and the USB interface, are described.

Application Reports

MSP430 32-kHz Crystal Oscillators

Selection of the correct crystal, correct load circuit, and proper board layout are important for a stable crystal oscillator. This application report summarizes crystal oscillator function and explains the parameters to select the correct crystal for MSP430 ultra-low-power operation. In addition, hints and examples for correct board layout are given. The document also contains detailed information on the possible oscillator tests to ensure stable oscillator operation in mass production.

MSP430 System-Level ESD Considerations

System-level ESD has become increasingly demanding with silicon technology scaling towards lower voltages and the need for designing cost-effective and ultra-low-power components. This application report addresses different ESD topics to help board designers and OEMs understand and design robust system-level designs.

11.5 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

11.6 Trademarks

MSP430Ware[™], MSP430[™], Code Composer Studio[™], TI E2E[™], LaunchPad[™], are trademarks of Texas Instruments

All trademarks are the property of their respective owners.

11.7 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

11.8 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.





12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.





8-Mar-2021

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
MSP430I2020TPW	ACTIVE	TSSOP	PW	28	50	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 105	I2020T	Samples
MSP430I2020TPWR	ACTIVE	TSSOP	PW	28	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 105	I2020T	Samples
MSP430I2020TRHBR	ACTIVE	VQFN	RHB	32	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 105	I2020T	Samples
MSP430I2020TRHBT	ACTIVE	VQFN	RHB	32	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 105	I2020T	Samples
MSP430I2021TPW	ACTIVE	TSSOP	PW	28	50	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 105	I2021T	Samples
MSP430I2021TPWR	ACTIVE	TSSOP	PW	28	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 105	I2021T	Samples
MSP430I2021TRHBR	ACTIVE	VQFN	RHB	32	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 105	I2021T	Samples
MSP430I2021TRHBT	ACTIVE	VQFN	RHB	32	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 105	I2021T	Samples
MSP430I2030TPW	ACTIVE	TSSOP	PW	28	50	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 105	I2030T	Samples
MSP430I2030TPWR	ACTIVE	TSSOP	PW	28	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 105	I2030T	Samples
MSP430I2030TRHBR	ACTIVE	VQFN	RHB	32	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 105	I2030T	Samples
MSP430I2030TRHBT	ACTIVE	VQFN	RHB	32	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 105	I2030T	Samples
MSP430I2031TPW	ACTIVE	TSSOP	PW	28	50	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 105	I2031T	Samples
MSP430I2031TPWR	ACTIVE	TSSOP	PW	28	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 105	I2031T	Samples
MSP430I2031TRHBR	ACTIVE	VQFN	RHB	32	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 105	I2031T	Samples
MSP430I2031TRHBT	ACTIVE	VQFN	RHB	32	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 105	I2031T	Samples
MSP430I2040TPW	ACTIVE	TSSOP	PW	28	50	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 105	I2040T	Samples
MSP430I2040TPWR	ACTIVE	TSSOP	PW	28	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 105	I2040T	Samples
MSP430I2040TRHBR	ACTIVE	VQFN	RHB	32	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 105	I2040T	Samples
MSP430I2040TRHBT	ACTIVE	VQFN	RHB	32	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 105	I2040T	Samples



PACKAGE OPTION ADDENDUM

8-Mar-2021

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
MSP430I2041TPW	ACTIVE	TSSOP	PW	28	50	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 105	I2041T	Samples
MSP430I2041TPWR	ACTIVE	TSSOP	PW	28	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 105	I2041T	Samples
MSP430I2041TRHBR	ACTIVE	VQFN	RHB	32	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 105	I2041T	Samples
MSP430I2041TRHBT	ACTIVE	VQFN	RHB	32	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 105	I2041T	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



PACKAGE OPTION ADDENDUM

8-Mar-2021

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com 3-Jun-2022


TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
MSP430I2020TPWR	TSSOP	PW	28	2000	330.0	16.4	6.9	10.2	1.8	12.0	16.0	Q1
MSP430I2020TRHBR	VQFN	RHB	32	3000	330.0	12.4	5.3	5.3	1.1	8.0	12.0	Q2
MSP430I2020TRHBT	VQFN	RHB	32	250	180.0	12.4	5.3	5.3	1.1	8.0	12.0	Q2
MSP430I2021TPWR	TSSOP	PW	28	2000	330.0	16.4	6.9	10.2	1.8	12.0	16.0	Q1
MSP430I2021TRHBR	VQFN	RHB	32	3000	330.0	12.4	5.3	5.3	1.1	8.0	12.0	Q2
MSP430I2021TRHBT	VQFN	RHB	32	250	180.0	12.4	5.3	5.3	1.1	8.0	12.0	Q2
MSP430I2030TPWR	TSSOP	PW	28	2000	330.0	16.4	6.9	10.2	1.8	12.0	16.0	Q1
MSP430I2030TRHBR	VQFN	RHB	32	3000	330.0	12.4	5.3	5.3	1.1	8.0	12.0	Q2
MSP430I2030TRHBT	VQFN	RHB	32	250	180.0	12.4	5.3	5.3	1.1	8.0	12.0	Q2
MSP430I2031TPWR	TSSOP	PW	28	2000	330.0	16.4	6.9	10.2	1.8	12.0	16.0	Q1
MSP430I2031TRHBR	VQFN	RHB	32	3000	330.0	12.4	5.3	5.3	1.1	8.0	12.0	Q2
MSP430I2031TRHBT	VQFN	RHB	32	250	180.0	12.4	5.3	5.3	1.1	8.0	12.0	Q2
MSP430I2040TPWR	TSSOP	PW	28	2000	330.0	16.4	6.9	10.2	1.8	12.0	16.0	Q1
MSP430I2040TRHBR	VQFN	RHB	32	3000	330.0	12.4	5.3	5.3	1.1	8.0	12.0	Q2
MSP430I2040TRHBT	VQFN	RHB	32	250	180.0	12.4	5.3	5.3	1.1	8.0	12.0	Q2
MSP430I2041TPWR	TSSOP	PW	28	2000	330.0	16.4	6.9	10.2	1.8	12.0	16.0	Q1



PACKAGE MATERIALS INFORMATION

www.ti.com 3-Jun-2022

	Device	Package Type	Package Drawing	l .	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
	MSP430I2041TRHBR	VQFN	RHB	32	3000	330.0	12.4	5.3	5.3	1.1	8.0	12.0	Q2
ĺ	MSP430I2041TRHBT	VQFN	RHB	32	250	180.0	12.4	5.3	5.3	1.1	8.0	12.0	Q2



www.ti.com 3-Jun-2022



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
MSP430I2020TPWR	TSSOP	PW	28	2000	350.0	350.0	43.0
MSP430I2020TRHBR	VQFN	RHB	32	3000	367.0	367.0	35.0
MSP430I2020TRHBT	VQFN	RHB	32	250	210.0	185.0	35.0
MSP430I2021TPWR	TSSOP	PW	28	2000	367.0	367.0	38.0
MSP430I2021TRHBR	VQFN	RHB	32	3000	367.0	367.0	35.0
MSP430I2021TRHBT	VQFN	RHB	32	250	210.0	185.0	35.0
MSP430I2030TPWR	TSSOP	PW	28	2000	350.0	350.0	43.0
MSP430I2030TRHBR	VQFN	RHB	32	3000	367.0	367.0	35.0
MSP430I2030TRHBT	VQFN	RHB	32	250	210.0	185.0	35.0
MSP430I2031TPWR	TSSOP	PW	28	2000	350.0	350.0	43.0
MSP430I2031TRHBR	VQFN	RHB	32	3000	367.0	367.0	35.0
MSP430I2031TRHBT	VQFN	RHB	32	250	210.0	185.0	35.0
MSP430I2040TPWR	TSSOP	PW	28	2000	350.0	350.0	43.0
MSP430I2040TRHBR	VQFN	RHB	32	3000	367.0	367.0	35.0
MSP430I2040TRHBT	VQFN	RHB	32	250	210.0	185.0	35.0
MSP430I2041TPWR	TSSOP	PW	28	2000	350.0	350.0	43.0
MSP430I2041TRHBR	VQFN	RHB	32	3000	367.0	367.0	35.0
MSP430I2041TRHBT	VQFN	RHB	32	250	210.0	185.0	35.0

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Jun-2022

TUBE




*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
MSP430I2020TPW	PW	TSSOP	28	50	530	10.2	3600	3.5
MSP430I2021TPW	PW	TSSOP	28	50	530	10.2	3600	3.5
MSP430I2030TPW	PW	TSSOP	28	50	530	10.2	3600	3.5
MSP430I2031TPW	PW	TSSOP	28	50	530	10.2	3600	3.5
MSP430I2040TPW	PW	TSSOP	28	50	530	10.2	3600	3.5
MSP430I2041TPW	PW	TSSOP	28	50	530	10.2	3600	3.5

5 x 5, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4224745/A



PLASTIC QUAD FLATPACK-NO LEAD




NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2.
- This drawing is subject to change without notice.

 The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.



PLASTIC QUAD FLATPACK-NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK-NO LEAD




NOTES: (continued)

Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



PW (R-PDSO-G28)

PLASTIC SMALL OUTLINE




NOTES:

- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



PW (R-PDSO-G28)

PLASTIC SMALL OUTLINE



NOTES:

- All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
 C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated