# 

### 80V, 300mW Boost Converter and Current Monitor for APD Bias Applications

Features

- Input Voltage Range +2.7V to +5.5V (Using Internal Charge Pump) or +5.5V to +11V
  - Wide Output-Voltage Range from (VIN + 1V) to 76V
  - Internal 1Ω (typ) 80V Switch
  - ♦ 300mW Boost Converter Output Power
  - Accurate ±10% (500nA to 1mA) and ±3.5% (1mA to 4mA) High-Side Current Monitor
  - Resistor-Adjustable Ultra-Fast APD Current Limit (1µs Response Time)
  - Open-Drain Current-Limit Indicator Flag
  - ♦ 400kHz Fixed Switching Frequency
  - Constant PWM Frequency Provides Easy Filtering in Low-Noise Applications
  - Internal Soft-Start
  - ◆ 2µA (max) Shutdown Current
  - ♦ -40°C to +125°C Temperature Range
  - Small Thermally Enhanced, 4mm x 4mm, 16-Pin TQFN Package

### **\_Ordering Information**

PART	TEMP RANGE	PIN-PACKAGE
MAX15061ATE+	-40°C to +125°C	16 TQFN-EP*

+Denotes a lead(Pb)-free/RoHS-compliant package. \*EP = Exposed pad.

### **Pin Configuration**



### **General Description**

The MAX15061 consists of a constant-frequency pulsewidth modulating (PWM) step-up DC-DC converter with an internal switch and a high-side current monitor with high-speed adjustable current limiting. This device can generate output voltages up to 76V and provides current monitoring up to 4mA (up to 300mW). The MAX15061 can be used for a wide variety of applications such as avalanche photodiode biasing, PIN biasing, or varactor biasing, and LCD displays. The MAX15061 operates from 2.7V to 11V.

The constant-frequency (400kHz), current-mode PWM architecture provides low-noise output voltage that is easy to filter. A high-voltage, internal power switch allows this device to boost output voltages up to 76V. Internal soft-start circuitry limits the input current when the boost converter starts. The MAX15061 features a shutdown mode to save power.

The MAX15061 includes a current monitor with more than three decades of dynamic range and monitors current ranging from 500nA to 2mA with high accuracy. Resistor-adjustable current limiting protects the APD from optical power transients. A clamp diode protects the monitor's output from overvoltage conditions. Other protection features include cycle-by-cycle current limiting of the boost converter switch, undervoltage lockout, and thermal shutdown if the die temperature reaches +160°C.

The MAX15061 is available in a thermally enhanced  $4mm \times 4mm$ , 16-pin TQFN package and operates over the -40°C to +125°C automotive temperature range.

### **Applications**

Avalanche Photodiode Biasing and Monitoring PIN Diode Bias Supplies

Low-Noise Varactor Diode Bias Supplies

- FBON Modules
- **GPON Modules**
- LCD Displays

Typical Operating Circuits appear at end of data sheet.

### 

\_ Maxim Integrated Products 1

For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim's website at www.maxim-ic.com.

### **ABSOLUTE MAXIMUM RATINGS**

PWR, IN to SGND	0.3V to +12V
LX to PGND	0.3V to +80V
BIAS, APD to SGND	0.3V to +80V
SHDN to SGND	0.3V to (V <sub>IN</sub> + 0.3V)
CLAMP to SGND	0.3V to (V <sub>BIAS</sub> + 0.3V)
FB, ILIM, RLIM, CP, CN, CNTRL to	SGND0.3V to +12V
PGND to SGND	0.3V to +0.3V
MOUT to SGND	0.3V to (V <sub>CLAMP</sub> + 0.3V)

Continuous Power Dissipation	
16-Pin TQFN (derate 25mW/°C above +70°C)2	2000mW
Thermal Resistance (Note 1)	
θυΑ	.40°C/W
θJC	6°C/W
Operating Temperature Range40°C to	+125°C
Junction Temperature	+150°C
Storage Temperature Range65°C to	
Lead Temperature (soldering, 10s)	+300°C

Note 1: Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a fourlayer board. For detailed information on package thermal considerations, refer to <u>www.maxim-ic.com/thermal-tutorial</u>.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### **ELECTRICAL CHARACTERISTICS**

 $(V_{IN} = V_{PWR} = 3.3V. V_{SHDN} = 3.3V. C_{IN} = C_{PWR} = 10\mu$ F.  $C_{CP} = 10n$ F,  $V_{CNTRL} = V_{IN}. V_{RLIM} = 0$ V.  $V_{PGND} = V_{SGND} = 0$ V.  $V_{BIAS} = 40$ V. APD = unconnected. CLAMP = unconnected. ILIM = unconnected, MOUT = unconnected. T<sub>A</sub> = T<sub>J</sub> = -40°C to +125°C, unless otherwise noted. Typical values are at T<sub>A</sub> = +25°C.) (Note 2)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS	
Supply Voltage Denge	V <sub>IN</sub> , V <sub>PWR</sub>			2.7		5.5	V	
Supply Voltage Range		CP connected to IN, $C_{CP} = open$		5.5		11		
		V <sub>FB</sub> = 1.4V, no switching			1	2		
Supply Current	ISUPPLY	$V_{IN} = 11V$ , $V_{FB} = 1.4V$ (no switching), $C_{CP} = open$ , $CP = IN$			1.2	3	mA	
Undervoltage Lockout Threshold	VUVLO	V <sub>IN</sub> rising		2.375	2.5	2.675	V	
Undervoltage Lockout Hysteresis	V <sub>UVLO_HYS</sub>				100		mV	
Shutdown Current	lin_shdn	SHDN pulled lo	W			2	μA	
Bias Current During Shutdown	IBIAS_SHDN					30	μA	
BOOST CONVERTER								
Output-Voltage Adjustment Range				V <sub>IN</sub> + 1V		76	V	
	fsw	$V_{IN} = V_{PWR} = 5V$			400			
Switching Frequency		$2.9V \le V_{PWR} \le 11V$ , $V_{IN} = V_{PWR}$			400		kHz	
Maximum Duty Cycle	DCLK	$2.9V \le V_{PWR} \le 11V$ , $V_{IN} = V_{PWR}$			90		%	
FB Set-Point Voltage	VFB			1.2201	1.245	1.2699	V	
FB Input Bias Current	I <sub>FB</sub>					100	nA	
	On-Resistance R <sub>ON</sub>	I <sub>LX</sub> = 100mA	$V_{PWR} = V_{IN} = 2.9V,$ $V_{CP} = 5.5V$		1	2	Ω	
Internal Switch On-Resistance			$V_{PWR} = V_{IN} = 5.5V,$ $V_{CP} = 10V$		1	2		
		$I_{LX} = 100mA,$ $V_{CP} = V_{IN}$	$V_{PWR} = V_{IN} = V_{CP} = 5.5V$		1	2		
			$V_{PWR} = V_{IN} = V_{CP} = 11V$		1	2		
Peak Switch Current Limit	ILIM_LX			0.8	1.2	1.6	А	
LX Leakage Current		V <sub>LX</sub> = 76V				1	μΑ	
Line Regulation		$2.9V \le V_{PWR} \le 11V$ , $V_{PWR} = V_{IN}$ , $I_{LOAD} = 4.5mA$			0.2		%	
Load Regulation		$0 \le I_{LOAD} \le 4.5 \text{mA}$			1		%	

### **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{IN} = V_{PWR} = 3.3V. V_{SHDN} = 3.3V. C_{IN} = C_{PWR} = 10\mu$ F. C<sub>CP</sub> = 10nF, V<sub>CNTRL</sub> = V<sub>IN</sub>. V<sub>RLIM</sub> = 0V. V<sub>PGND</sub> = V<sub>SGND</sub> = 0V. V<sub>BIAS</sub> = 40V. APD = unconnected. CLAMP = unconnected. ILIM = unconnected, MOUT = unconnected. T<sub>A</sub> = T<sub>J</sub> = -40°C to +125°C, unless otherwise noted. Typical values are at T<sub>A</sub> = +25°C.) (Note 2)

PARAMETER	PARAMETER SYMBOL CONDITIONS		MIN	TYP	МАХ	UNITS	
Soft-Start Duration					8		ms
Soft-Start Steps		(0.25 x I <sub>LIM_LX</sub> ) to I <sub>LIM_LX</sub>			32		Steps
CONTROL INPUT (CNTRL)		·		-			
Maximum Control Input-Voltage Range		FB set point is regulated to V <sub>CNTRL</sub>			1.25		V
CURRENT MONITOR		•					
Bias Voltage Range	VBIAS			10		76	V
Bias Quiescent Current	IBIAS	I <sub>APD</sub> = 500nA				100	μA
bias Quiescent Current		I <sub>APD</sub> = 2mA				3.2	mA
Voltage Drop	Vdrop	$I_{APD} = 2mA, V_{DROP} = V_B$	ias - Vapd			1	V
Dynamic Output Resistance at	Puolit	I <sub>APD</sub> = 500nA			1		GΩ
MOUT	RMOUT	$I_{APD} = 2.5 mA$			890		MΩ
MOUT Output Leakage		APD is unconnected			1		nA
Output Clamp Voltage	V <sub>MOUT</sub> - V <sub>CLAMP</sub>	Forward diode current = 1mA		0.5	0.73	0.95	V
Output Clamp Leakage Current		V <sub>BIAS</sub> = V <sub>CLAMP</sub> = 76V			1		nA
Output-Voltage Range	Vmout	$10V \le V_{BIAS} \le 76V, 0 \le I_{APD} \le 1mA$ , clamp is unconnected		V <sub>BIAS</sub> - 1V			V
		I <sub>APD</sub> = 500nA			0.1		
Current Gain	Imout/Iapd	I <sub>APD</sub> = 2mA		0.0965	0.1	0.1035	ĺ
Dowor Supply Dejection Datio	D PSRR	$(\Delta I_{MOUT}/I_{MOUT})/\Delta V_{BIAS},$ V <sub>BIAS</sub> = 10V to 76V (Note 3)	I <sub>APD</sub> = 500nA	-1000	+300	+1500	ppm/V
Power-Supply Rejection Ratio			I <sub>APD</sub> = 5µA to 1mA	-250	+24	+250	
APD Input Current Limit	ILIM_APD	$V_{APD} = 35V, R_{LIM} = 3.3k\Omega$		3.15	3.75	4.35	mA
Current-Limit Adjustment Range		$12.45 \mathrm{k}\Omega \geq \mathrm{R}_{\mathrm{LIM}} \geq 2.5 \mathrm{k}\Omega$		1		5	mA
	ts	I <sub>MOUT</sub> settles to within 0.1%, 10nF connected from APD to ground	I <sub>APD</sub> = 500nA		7.5		ms
Power-Up Settling Time			I <sub>APD</sub> = 2.5mA		90		μs
LOGIC INPUTS/OUTPUTS		•		-			
SHDN Input-Voltage Low	VIL					0.8	V
SHDN Input-Voltage High	VIH			2.4			V
ILIM Output-Voltage Low	VOL	$I_{LIM} = 2mA$				0.3	V
ILIM Output Leakage Current	IOH	V <sub>ILIM</sub> = 11V				1	μA
THERMAL PROTECTION							
Thermal Shutdown		Temperature rising			+160		°C
Thermal Shutdown Hysteresis					10		°C
	•	•		•			

**Note 2:** All minimum/maximum parameters are tested at  $T_A = +125$  °C. Limits over temperature are guaranteed by design. **Note 3:** Guaranteed by design and not production tested.



### **Typical Operating Characteristics**

 $(V_{PWR} = V_{IN} = 3.3V, V_{OUT} = 70V, circuit of Figure 3 (Figure 4 for V_{IN} > 5.5V), unless otherwise noted.)$ 



### **Typical Operating Characteristics (continued)**

 $(V_{PWR} = V_{IN} = 3.3V, V_{OUT} = 70V$ , circuit of Figure 3 (Figure 4 for  $V_{IN} > 5.5V$ ), unless otherwise noted.)



**Typical Operating Characteristics (continued)** 

 $(V_{PWR} = V_{IN} = 3.3V, V_{OUT} = 70V$ , circuit of Figure 3 (Figure 4 for  $V_{IN} > 5.5V$ ), unless otherwise noted.)



### **Typical Operating Characteristics (continued)**

 $(V_{PWR} = V_{IN} = 3.3V, V_{OUT} = 70V$ , circuit of Figure 3 (Figure 4 for  $V_{IN} > 5.5V$ ), unless otherwise noted.)







I<sub>APD</sub> (μA)



100µs/div



SWITCHING FREQUENCY vs. temperature



### **Typical Operating Characteristics (continued)**

 $(V_{PWR} = V_{IN} = 3.3V, V_{OUT} = 70V$ , circuit of Figure 3 (Figure 4 for  $V_{IN} > 5.5V$ ), unless otherwise noted.)



Pin Description

PIN	NAME	FUNCTION
1	PWR	Boost Converter Input Voltage. PWR powers the switch driver and charge pump. Bypass PWR to PGND with a ceramic capacitor of 1µF minimum value.
2	СР	Positive Terminal of the Charge-Pump Flying Capacitor for 2.7V to 5.5V Supply Voltage Operation. Connect CP to IN when the input voltage is in the 5.5V to 11V range.
3	CN	Negative Terminal of the Charge-Pump Flying Capacitor for 2.7V to 5.5V Supply Voltage Operation. Leave CN unconnected when the input voltage is in the 5.5V to 11V range.
4	IN	Input Supply Voltage. IN powers all blocks of the MAX15061 except the switch driver and charge pump. Bypass IN to PGND with a ceramic capacitor of $1\mu$ F minimum value.
5	SGND	Signal Ground. Connect directly to the local ground plane. Connect SGND to PGND at a single point, typically near the return terminal of the output capacitor.
6	FB	Feedback Regulation Input. Connect FB to the center tap of a resistive voltage-divider from the output (V <sub>OUT</sub> ) to SGND to set the output voltage. The FB voltage regulates to 1.245V (typ) when V <sub>CNTRL</sub> is above 1.5V (typ) and to V <sub>CNTRL</sub> voltage when V <sub>CNTRL</sub> is below 1.245V (typ).
7	CNTRL	Control Input for Boost Converter Output-Voltage Programmability. Allows the feedback set-point voltage to be set externally by CNTRL when CNTRL is less than 1.245V. Pull CNTRL above 1.5V (typ) to use the internal 1.245V (typ) feedback set-point voltage.
8	TLIM	Open-Drain Current-Limit Indicator. ILIM asserts low when the APD current limit has been exceeded.
9	RLIM	Current-Limit Resistor Connection. Connect a resistor from RLIM to SGND to program the APD current-limit threshold.
10	MOUT	Current-Monitor Output. MOUT sources a current 1/10 of IAPD.
11	CLAMP	Clamp Voltage Input. CLAMP is the external potential used for voltage clamping of MOUT.
12	APD	Reference Current Output. APD provides the source current to the cathode of the photodiode.
13	BIAS	Bias Voltage Input. Connect BIAS to the boost converter output (V <sub>OUT</sub> ) either directly or through a lowpass filter for ripple attenuation. BIAS provides the voltage bias for the current monitor and is the current source for APD.
14	SHDN	Active-Low Shutdown Control Input. Apply a logic-low voltage to $\overline{SHDN}$ to shut down the device and reduce the supply current to 2µA (max). Connect $\overline{SHDN}$ to IN for normal operation. Ensure that $V_{\overline{SHDN}}$ is not greater than the input voltage, $V_{IN}$ .
15	PGND	Power Ground. Connect the negative terminals of the input and output capacitors to PGND. Connect PGND externally to SGND at a single point, typically at the return terminal of the output capacitor.
16	LX	Drain of Internal 80V n-Channel DMOS. Connect inductor and diode to LX. Minimize the trace area at LX to reduce switching noise emission.
	EP	Exposed Pad. Connect EP to a large contiguous copper plane at SGND potential to improve thermal dissipation. Do not use as the main SGND connection.

THERMAL

SHUTDOWN

VRFF

BIAS AND REFERENCE



FR

CNTRL

SGND

CN

CP

IN

VREF

VRFF

Π

CHARGE

PUMP

(DOUBLER)

UVLO

MUX

COMPARATOR



CURRENT

MONITOR

BIAS

1x

10x

### **Detailed Description**

SHDN

*Μ* ΛΧΙ *Ν*Ι

MAX15061

CLK

OSCILLATOR 400kHz

The MAX15061 constant-frequency, current-mode, PWM boost converter is intended for low-voltage systems that require a locally generated high voltage. This device can generate a low-noise, high output voltage required for PIN and varactor diode biasing and LCD displays. The MAX15061 operates either from +2.7V to +5.5V or from +5.5V to +11V. For 2.7V to 5.5V operation, an internal charge pump with an external 10nF ceramic capacitor is used. For 5.5V to 11V operation, connect CP to IN and leave CN unconnected.

The MAX15061 operates in discontinuous mode in order to reduce the switching noise caused by reversevoltage recovery charge of the rectifier diode. Other continuous mode boost converters generate large voltage spikes at the output when the LX switch turns on because there is a conduction path between the output, diode, and switch to around during the time needed for the diode to turn off and reverse its bias voltage. To reduce the output noise even further, the LX switch turns off by taking 10ns typically to transition from ON to OFF. As a consequence, the positive slew rate of the LX node is reduced and the current from the inductor does not "force" the output voltage as hard as would be the case if the LX switch were to turn off faster.

SWITCH CURRENT SENSE

CURRENT-LIMIT

ADJUSTMENT

CURRENT

I IMIT

CLAMP

MOUT

RLIM

APD

ILIM

The constant-frequency (400kHz) PWM architecture generates an output voltage ripple that is easy to filter. An 80V vertical DMOS device used as the internal power switch is ideal for boost converters with output voltages up to 76V. The MAX15061 can also be used in other topologies where the PWM switch is grounded, like SEPIC and flyback converters.



The MAX15061 includes a versatile current monitor intended for monitoring the APD, PIN, or varactor diode DC current in fiber and other applications. The MAX15061 features more than three decades of dynamic current ranging from 500nA to 4mA and provides an output current accurately proportional to the APD current at MOUT.

The MAX15061 also features a shutdown logic input to disable the device and reduce its standby current to  $2\mu A$  (max).

#### **Fixed-Frequency PWM Controller**

The heart of the MAX15061 current-mode PWM controller is a BiCMOS multiple-input comparator that simultaneously processes the output-error signal and switch current signal. The main PWM comparator uses direct summing, lacking a traditional error amplifier and its associated phase shift. The direct summing configuration approaches ideal cycle-by-cycle control over the output voltage since there is no conventional error amplifier in the feedback path.

The device operates in PWM mode using a fixed-frequency, current-mode operation. The current-mode frequency loop regulates the peak inductor current as a function of the output error signal.

The current-mode PWM controller is intended for discontinuous conduction mode (DCM) operation. No internal slope compensation is added to the current signal.

**Charge Pump** At low supply voltages (2.7V to 5.5V), internal chargepump circuitry and an external 10nF ceramic capacitor connected between CP and CN double the available internal supply voltage to drive the internal switch efficiently.

In the 5.5V to 11V supply voltage range, the charge pump is not required. In this configuration, disable the charge pump by connecting CP to IN and leaving CN unconnected.

#### **Monitor Current Limit (RLIM)**

The current limit of the current monitor is programmable from 1mA to 5mA. Connect a resistor from RLIM to ground to program the current-limit threshold up to 5mA.

The current monitor mirrors the current out of APD with a 1:10 ratio, and the MOUT current can be converted to a voltage signal by connecting a resistor from MOUT to SGND. The APD current-monitor range is from 500nA to 4mA, and the MOUT current-mirror output accuracy is  $\pm 10\%$  from 500nA to 1mA of APD current and  $\pm 3.5\%$  from 1mA to 4mA of APD current.

#### Clamping the Monitor Output Voltage (CLAMP)

CLAMP provides a means for diode clamping the voltage at MOUT; thus, V<sub>MOUT</sub> is limited to (V<sub>CLAMP</sub> + 0.6V). CLAMP can be connected to either an external supply or BIAS. CLAMP can be left unconnected if voltage clamping is not required.

#### Adjusting the Boost Converter Output Voltage (FB/CNTRL)

The boost converter output voltage can be set by connecting FB to a resistor-divider from V<sub>OUT</sub> to ground. The set-point feedback reference is the 1.245 (typ) internal reference voltage when V<sub>CNTRL</sub> > 1.5V and is equal to the CNTRL voltage when V<sub>CNTRL</sub> < 1.25V.

To change the converter output on the fly, apply a voltage lower than 1.25V (typ) to the CNTRL input and adjust the CNTRL voltage, which is the reference input of the error amplifier when VCNTRL < 1.25V (see the *Functional Diagram*). This feature can be used to adjust the APD voltage based on the APD mirror current, which compensates for the APD avalanche gain variation with temperature and manufacturing process. As shown in Figure 4, the voltage signal proportional to the MOUT current is connected to the analog-to-digital (ADC) input of the APD module, which then controls the reference voltage of the boost converter error amplifier through a digital-to-analog (DAC) block connected to the CNTRL input. The BIAS voltage and, therefore, the APD current, are controlled based on the MOUT mirror current, forming a negative feedback loop.

#### Shutdown (SHDN)

The MAX15061 features an active-low shutdown input (SHDN). Pull SHDN low to enter shutdown. During shutdown, the supply current drops to  $2\mu$ A ( $30\mu$ A from BIAS) (max). However, the output remains connected to the input through the inductor and the output diode, holding the output voltage to one diode drop below PWR when the MAX15061 shuts down. Connect SHDN to IN for always-on operation.



Figure 1. Adjustable Output Voltage

### \_Design Procedure

#### **Setting the Output Voltage**

Set the MAX15061 output voltage by connecting a resistive divider from the output to FB to SGND (Figure 1). Select R<sub>1</sub> (FB to SGND resistor) between 200k $\Omega$  and 400k $\Omega$ . Calculate R<sub>2</sub> (V<sub>OUT</sub> to FB resistor) using the following equation:

$$R_{2} = R_{1} \left[ \left( \frac{V_{OUT}}{V_{REF}} \right) - 1 \right]$$

where V<sub>OUT</sub> can range from (V<sub>IN</sub> + 1V) to 76V and V<sub>REF</sub> = 1.245V or V<sub>CNTRL</sub> depending on the V<sub>CNTRL</sub> value. For V<sub>CNTRL</sub> > 1.5V, the internal 1.245V (typ) reference voltage is used as the feedback set point (V<sub>REF</sub> = 1.245V) and for V<sub>CNTRL</sub> < 1.25V, V<sub>REF</sub> = V<sub>CNTRL</sub>.

**Determining Peak Inductor Current** 

If the boost converter remains in the discontinuous mode of operation, then the approximate peak inductor current, ILPEAK (in amperes), is represented by the formula below:

$$I_{LPEAK} = \sqrt{\frac{2 \times T_{S} \times (V_{OUT} - V_{IN\_MIN}) \times I_{OUT\_MAX}}{\eta \times L}}$$

where  $T_S$  is the switching period in microseconds,  $V_{OUT}$  is the output voltage in volts,  $V_{IN\_MIN}$  is the minimum input voltage in volts,  $I_{OUT\_MAX}$  is the maximum

output current in amperes, L is the inductor value in microhenrys, and  $\eta$  is the efficiency of the boost converter (see the *Typical Operating Characteristics*).

#### **Determining the Inductor Value**

Three key inductor parameters must be specified for operation with the MAX15061: inductance value (L), inductor saturation current ( $I_{SAT}$ ), and DC resistance (DCR). In general, the inductor should have a saturation current rating greater than the maximum switch peak current-limit value ( $I_{LIM-LX} = 1.6A$ ). Choose an inductor with a low-DCR resistance for reasonable efficiency.

Use the following formula to calculate the lower bound of the inductor value at different output voltages and output currents. This is the minimum inductance value for discontinuous mode operation for supplying full 300mW of output power.

$$L_{\text{MIN}}[\mu\text{H}] = \frac{2 \times T_{\text{S}} \times I_{\text{OUT}} \times (V_{\text{OUT}} - V_{\text{IN}}_{\text{MIN}})}{\eta \times I_{\text{LIM-I}}^{2}}$$

where V<sub>IN\_MIN</sub>, V<sub>OUT</sub> (both in volts), and I<sub>OUT</sub> (in amperes) are typical values (so that efficiency is optimum for typical conditions), T<sub>S</sub> (in microseconds) is the period,  $\eta$  is the efficiency, and I<sub>LIM\_LX</sub> is the peak switch current in amperes (see the *Electrical Characteristics* table).

Calculate the optimum value of L (LOPTIMUM) to ensure the full output power without reaching the boundary between continuous conduction mode (CCM) and DCM using the following formula:

$$\begin{split} L_{OPTIMUM}[\mu H] &= \frac{L_{MAX}[\mu H]}{2.25} \end{split}$$
 where 
$$L_{MAX}[\mu H] &= \frac{V_{IN\_MIN}^2(V_{OUT} - V_{IN\_MIN}) \times T_S \times \eta}{2 \times I_{OUT} \times V_{OUT}^2} \end{split}$$

For a design in which  $V_{IN}$  = 3.3V,  $V_{OUT}$  = 70V,  $I_{OUT}$  = 3mA,  $\eta$  = 45%,  $I_{LIM-LX}$  = 1.3A, and  $T_S$  = 2.5 $\mu$ s:  $L_{MIN}$  = 1.3 $\mu$ H and  $L_{MAX}$  = 23 $\mu$ H.

For a worse-case scenario in which V<sub>IN</sub> = 2.9V, V<sub>OUT</sub> = 70V, I<sub>OUT</sub> = 4mA,  $\eta$  = 43%, I<sub>LIM-LX</sub> = 1.3A, and T<sub>S</sub> = 2.5µs: L<sub>MIN</sub> = 1.8µH and L<sub>MAX</sub> = 15µH.

The choice of  $4.7\mu$ H is reasonable given the worst-case scenario above. In general, the higher the inductance, the lower the switching noise. Load regulation is also better with higher inductance.

#### **Diode Selection**

The MAX15061's high switching frequency demands a high-speed rectifier. Schottky diodes are recommended for most applications because of their fast recovery time and low forward-voltage drop. Ensure that the diode's peak current rating is greater than the peak inductor current. Also the diode reverse-breakdown voltage must be greater than  $V_{OUT}$ , the output voltage of the boost converter.

#### **Output Filter Capacitor Selection**

For most applications, use a small output capacitor of 0.1µF or greater. To achieve low output ripple, a capacitor with low ESR, low ESL, and high capacitance value should be selected. If tantalum or electrolytic capacitors are used to achieve high capacitance values, always add a smaller ceramic capacitor in parallel to bypass the high-frequency components of the diode current. The higher ESR and ESL of electrolytic capacitors increase the output ripple and peak-to-peak transient voltage. Assuming the contribution from the ESR and capacitor discharge equals 50% (proportions may vary), calculate the output capacitance and ESR required for a specified ripple using the following equations:

$$C_{OUT}[\mu F] = \frac{I_{OUT}}{0.5 \times \Delta V_{OUT}} \left[ T_{S} - \frac{I_{LPEAK} \times L_{OPTIMUM}}{(V_{OUT} - V_{IN}MIN)} \right]$$
$$ESR[m\Omega] = \frac{0.5 \times \Delta V_{OUT}}{I_{OUT}}$$

For very low output ripple applications, the output of the boost converter can be followed by an RC filter to further reduce the ripple. Figure 2 shows a 100 $\Omega$  (RF), 0.1 $\mu$ F (CF) filter used to reduce the switching output ripple to 1mVP-P with a 0.1mA load or 2mVP-P with a 4mA load. The output-voltage regulation resistor-divider must remain connected to the diode and output capacitor node.

Use X7R ceramic capacitors for more stability over the full temperature range. Use an X5R capacitor for -40°C to +85°C applications.

#### **Input Capacitor Selection**

Bypass PWR to PGND with a 1 $\mu$ F (min) ceramic capacitor and bypass IN to PGND with a 1 $\mu$ F (min) ceramic capacitor. Depending on the supply source impedance, higher values may be needed. Make sure that the input capacitors are close enough to the IC to provide adequate decoupling at IN and PWR as well. If the layout cannot achieve this, add another 0.1 $\mu$ F ceramic capacitor between IN and PGND (or PWR and PGND) in the immediate vicinity of the IC. Bulk aluminum electrolytic capacitors may be needed to avoid chattering at low input voltage. In case of aluminum electrolytic capacitors, calculate the capacitor value and ESR of the input capacitor using the following equations:

$$C_{IN}[\mu F] = \frac{V_{OUT} \times I_{OUT}}{\eta \times V_{IN\_MIN} \times 0.5 \times \Delta V_{IN}} \left[ T_{S} - \frac{I_{LPEAK} \times L_{OPTIMUM} \times V_{OUT}}{V_{IN\_MIN}(V_{OUT} - V_{IN\_MIN})} \right]$$
$$ESR[m\Omega] = \frac{0.5 \times \Delta V_{IN} \times \eta \times V_{IN\_MIN}}{V_{OUT} \times I_{OUT}}$$



Figure 2. Typical Operating Circuit with RC Filter

#### **Determining Monitor Current Limit**

Calculate the value of the monitor current-limit resistor,  $R_{\text{LIM}},$  for a given APD current limit,  $I_{\text{LIMIT}},$  using the following equation:

$$R_{LIM} = 10 \times \frac{1.245V}{I_{LIMIT}(mA)}$$

The RLIM resistor, RLIM, ranges from 12.45k $\Omega$  to 2.5  $\Omega$  for APD currents from 1mA to 5mA.

### **Applications Information**

#### Using APD or PIN Photodiodes in Fiber Applications

When using the MAX15061 to monitor APD or PIN photodiode currents in fiber applications, several issues must be addressed. In applications where the photodiode must be fully depleted, keep track of voltages budgeted for each component with respect to the available supply voltage(s). The current monitors require as much as 1.1V between BIAS and APD, which must be considered part of the overall voltage budget.

Additional voltage margin can be created if a negative supply is used in place of a ground connection, as long as the overall voltage drop experienced by the MAX15061 is less than or equal to 76V. For this type of application, the MAX15061 is suggested so the output can be referenced to "true" ground and not the negative supply. The MAX15061's output current can be referenced as desired with either a resistor to ground or a transimpedance amplifier. Take care to ensure that output voltage excursions do not interfere with the required margin between BIAS and MOUT. In many fiber applications, MOUT is connected directly to an ADC that operates from a supply voltage that is less than the voltage at BIAS. Connecting the MAX15061's clamping diode output, CLAMP, to the ADC power supply helps avoid damage to the ADC. Without this protection, voltages can develop at MOUT that might destroy the ADC. This protection is less critical when MOUT is connected directly to subsequent transimpedance amplifiers (linear or logarithmic) that have low-impedance, near-groundreferenced inputs. If a transimpedance amplfier is used on the low side of the photodiode, its voltage drop must also be considered. Leakage from the clamping diode is most often insignificant over nominal operating conditions, but grows with temperature.

To maintain low levels of wideband noise, lowpass filtering the output signal is suggested in applications where only DC measurements are required. Connect the filter capacitor at MOUT. Determining the required filtering components is straightforward, as the MAX15061 exhibits a very high output impedance of  $890M\Omega$ .

In some applications where pilot tones are used to identify specific fiber channels, higher bandwidths are desired at MOUT to detect these tones. Consider the minimum and maximum currents to be detected, then consult the frequency response and noise typical operating curves. If the minimum current is too small, insufficient bandwidth could result, while too high a current could result in excessive noise across the desired bandwidth.

#### **Layout Considerations**

Careful PCB layout is critical to achieve low switching losses and clean and stable operation. Protect sensitive analog grounds by using a star ground configuration. Connect SGND and PGND together close to the device at the return terminal of the output bypass capacitor. Do not connect them together anywhere else. Keep all PCB traces as short as possible to reduce stray capacitance, trace resistance, and radiated noise. Ensure that the feedback connection to FB is short and direct. Route high-speed switching nodes away from the sensitive analog areas. Use an internal PCB layer for SGND as an EMI shield to keep radiated noise away from the device, feedback dividers, and analog bypass capacitors. Refer to the MAX15061 evaluation kit data sheet for a layout example.



Figure 3. Typical Operating Circuit for VIN = 2.7V to 5.5V





Figure 4. Typical Operating Circuit for VIN = 5.5V to 11V

#### **Chip Information**

### **Package Information**

For the latest package outline information and land patterns, go to **www.maxim-ic.com/packages**. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE TYPE	PACKAGE CODE	DOCUMENT NO.		
16 TQFN	T1644-4	<u>21-0139</u>		

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

#### 16

\_\_\_Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600

**PROCESS: BICMOS** 

Maxim is a registered trademark of Maxim Integrated Products, Inc.