

# dsPIC33CK64MP105 FAMILY

# 16-Bit Digital Signal Controllers with High-Speed ADC, Op Amps, Comparators and High-Resolution PWM

### **Operating Conditions**

3.0V to 3.6V: -40°C to +125°C, DC to 100 MHz

### High-Performance 16-Bit DSP RISC CPU

- 16-Bit Wide Data Path
- Code Efficient (C and Assembly) Architecture
- 40-Bit Wide Accumulators
- · Single-Cycle (MAC/MPY) with Dual Data Fetch
- Single-Cycle, Mixed-Sign Multiply:
   32-bit multiply support
- Fast 6-Cycle Divide
- · Zero Overhead Looping

### **High-Speed PWM**

- Four PWM Pairs
- Up to 250 ps PWM Resolution
- Dead Time for Rising and Falling Edges
- Dead-Time Compensation
- Clock Chopping for High-Frequency Operation
- PWM Support for:
- DC/DC, AC/DC, inverters, PFC, lighting
- BLDC, PMSM, ACIM, SRM motors
- · Fault and Current Limit Inputs
- Flexible Trigger Configuration for ADC Triggering

### High-Speed Analog-to-Digital Converter

- 12-Bit Resolution
- Two Dedicated SAR ADC Cores and One Shared SAR ADC Core
- Up to 3.5 Msps Conversion Rate per Core
- · Dedicated Result Buffer for Each Analog Channel
- Flexible and Independent ADC Trigger Sources
- Four Digital Comparators
- Four Oversampling Filters

### **Microcontroller Features**

- Small Pin Count Packages Ranging from 28 to 48 Pins, Including UQFN as Small as 4x4 mm
- High-Current I/O Sink/Source
- Edge or Level Change Notification Interrupt on I/O Pins
- · Peripheral Pin Select (PPS) Remappable Pins
- Up to 64 Kbytes Flash Memory:
  - 10,000 erase/write cycle endurance
  - 20 years minimum data retention
  - Self-programmable under software control
  - Programmable code protection
  - Error Code Correction (ECC)
  - ICSP™ Write Inhibit
- Eight Kbytes SRAM Memory:
  - SRAM Memory Built-In Self-Test (MBIST)
- Multiple Interrupt Vectors with Individually Programmable Priority
- Four Sets of Interrupt Context Saving Registers which Include Accumulator and STATUS for Fast Interrupt Handling
- · Four External Interrupt Pins
- Watchdog Timer (WDT)
- Windowed Deadman Timer (DMT)
- Fail-Safe Clock Monitor (FSCM) with Dedicated Oscillator for Backup
- Selectable Oscillator Options Including:
  - Low-Power 32 kHz RC (LPRC) Oscillator
  - High-precision, 8 MHz internal Fast RC (FRC) Oscillator
  - Primary high-speed, crystal/resonator oscillator or external clock
  - Primary PLL, which can be clocked from FRC or crystal oscillator
  - Secondary/Alternate PLL (APLL) for PWM and ADC
- Low-Power Management modes (Sleep and Idle)
- · Power-on Reset and Brown-out Reset
- Programmable High/Low-Voltage Detect (HLVD)
- On-Board Capacitorless Regulator
- 256 Bytes of One-Time-Programmable (OTP) Memory

# **Peripheral Features**

- Three 4-Wire SPI modules (up to 50 Mbps):
  - 16-byte FIFO
  - Variable width
  - I<sup>2</sup>S mode
- Two I<sup>2</sup>C Master and Slave w/Address Masking and IPMI Support
- Three Protocol UARTs with Automated Handling Support for:
  - LIN 2.2
  - DMX
  - Smart card (ISO 7816)
  - IrDA<sup>®</sup>
- Two SENT modules
- One Dedicated 16-Bit Timer/Counter
- Four Single Output Capture/Compare/PWM/ Timer (SCCP) modules:
  - Flexible configuration as PWM, input capture, output compare or timers
  - Two 16-bit timers or one 32-bit timer in each module
  - PWM resolution down to 4 ns
  - Single PWM output
- One Multiple Output Capture/Compare/PWM/ Timer (MCCP) module:
  - Flexible configuration as PWM, input capture, output compare or timers
  - Two 16-bit timers or one 32-bit timer in each module
  - PWM resolution down to 4 ns
  - Up to six PWM outputs
  - Programmable dead time
  - Auto-shutdown
- Two Quadrature Encoder Interfaces (QEI):
  - Four inputs: Phase A, Phase B, Home, Index
- Reference Clock Output (REFCLKO)
- Four Configurable Logic Cells (CLC) with Internal Connections to Select Peripherals and PPS
- 4-Channel Hardware DMA
- 32-Bit CRC Calculation module
- Peripheral Trigger Generator (PTG):
  - 16 possible trigger sources to other peripheral modules
  - CPU independent state machine-based instruction sequencer

### **Analog Features**

- Three Fast Analog Comparators with Input Multiplexing
- Three Operational Amplifiers
- Three 12-Bit PDM DACs with Slope Compensation
- One Output DAC Buffer

### **Qualification and Class B Support**

- AEC-Q100 REVG (Grade 1: -40°C to +125°C)
- Class B Safety Library, IEC 60730

### **Debug Features**

- Three Programming and Debugging Interfaces:
  - 2-wire ICSP™ interface with non-intrusive access and real-time data exchange with application
- Three Complex, Five Simple Breakpoints
- IEEE Standard 1149.2 Compatible (JTAG) Boundary Scan

# dsPIC33CK64MP105 PRODUCT FAMILIES

The device names, pin counts, memory sizes and peripheral availability of each device are listed in Table 1. The following pages show their pinout diagrams.

### TABLE 1: dsPIC33CK64MP105 FAMILY

|                  |      |                |             |                         | irs)                        | els)                           | F                       | lemap | pable               | e Perij             | ohera | s                    |               |             |             |     |     |      |            |                |           |
|------------------|------|----------------|-------------|-------------------------|-----------------------------|--------------------------------|-------------------------|-------|---------------------|---------------------|-------|----------------------|---------------|-------------|-------------|-----|-----|------|------------|----------------|-----------|
| Product          | Pins | Program Memory | Data Memory | General Purpose I/O/PPS | High-Speed PWM (Generators) | 12-Bit ADC (External Channels) | Dedicated 16-Bit Timers | UARTs | MCCP <sup>(1)</sup> | SCCP <sup>(2)</sup> | CLC   | SPI/I <sup>2</sup> S | Op Amplifiers | Comparators | 12-Bit DACs | l²C | QEI | SENT | 32-Bit CRC | DMA (Channels) | Packages  |
| dsPIC33CK32MP102 | 28   | 32K            | 8K          | 21/16                   | 4                           | 12                             | 1                       | 3     | 1                   | 4                   | 4     | 3                    | 2             | 3           | 3           | 2   | 2   | 2    | 1          | 4              | SSOP/UQFN |
| dsPIC33CK32MP103 | 36   | 32K            | 8K          | 27/22                   | 4                           | 16                             | 1                       | 3     | 1                   | 4                   | 4     | 3                    | 3             | 3           | 3           | 2   | 2   | 2    | 1          | 4              | UQFN      |
| dsPIC33CK32MP105 | 48   | 32K            | 8K          | 39/34                   | 4                           | 19                             | 1                       | 3     | 1                   | 4                   | 4     | 3                    | 3             | 3           | 3           | 2   | 2   | 2    | 1          | 4              | UQFN/TQFP |
| dsPIC33CK64MP102 | 28   | 64K            | 8K          | 21/16                   | 4                           | 12                             | 1                       | 3     | 1                   | 4                   | 4     | 3                    | 2             | 3           | 3           | 2   | 2   | 2    | 1          | 4              | SSOP/UQFN |
| dsPIC33CK64MP103 | 36   | 64K            | 8K          | 27/22                   | 4                           | 16                             | 1                       | 3     | 1                   | 4                   | 4     | 3                    | 3             | 3           | 3           | 2   | 2   | 2    | 1          | 4              | UQFN      |
| dsPIC33CK64MP105 | 48   | 64K            | 8K          | 39/34                   | 4                           | 19                             | 1                       | 3     | 1                   | 4                   | 4     | 3                    | 3             | 3           | 3           | 2   | 2   | 2    | 1          | 4              | UQFN/TQFP |

Note 1: MCCP can be configured as a PWM with up to six outputs, input capture, output compare, 2 x 16-bit timers or 1 x 32-bit timer.

2: SCCP can be configured as a PWM with one output, input capture, output compare, 2 x 16-bit timers or 1 x 32-bit timer.

### **Pin Diagrams**



### TABLE 2: 28-PIN SSOP COMPLETE PIN FUNCTION DESCRIPTIONS

| Pin # | Function <sup>(1)</sup>  | Pin # | Function <sup>(1)</sup>                     |
|-------|--|-------|---|
| 1     | OA1IN-/ANA1/RA1  | 15    | PGC3/ <b>RP38</b> /SCL2/RB6                 |
| 2     | OA1IN+/AN9/RA2   | 16    | TDO/AN2/CMP3A/ <b>RP39</b> /RB7             |
| 3     | DACOUT/AN3/CMP1C/RA3   | 17    | PGD1/AN10/ <b>RP40</b> /SCL1/RB8            |
| 4     | AN4/CMP3B/IBIAS3/RA4   | 18    | PGC1/AN11/ <b>RP41</b> /SDA1/RB9            |
| 5     | AVdd   | 19    | Vss   |
| 6     | AVss   | 20    | Vdd   |
| 7     | VDD  | 21    | TMS/ <b>RP42</b> /PWM3H/RB10 <sup>(3)</sup> |
| 8     | Vss  | 22    | TCK/ <b>RP43</b> /PWM3L/RB11                |
| 9     | OSCI/CLKI/AN5/RP32/RB0   | 23    | TDI/ <b>RP44</b> /PWM2H/RB12                |
| 10    | OSCO/CLKO/AN6/RP33/RB1 <sup>(2,4)</sup>                          | 24    | RP45/PWM2L/RB13                             |
| 11    | OA2OUT/AN1/AN7/ANA0/CMP1D/CMP2A/CMP3D/ <b>RP34</b> /INT0/<br>RB2 | 25    | <b>RP46</b> /PWM1H/RB14                     |
| 12    | PGD2/OA2IN-/AN8/ <b>RP35</b> /RB3                                | 26    | RP47/PWM1L/RB15                             |
| 13    | PGC2/OA2IN+/RP36/RB4   | 27    | MCLR  |
| 14    | PGD3/ <b>RP37</b> /SDA2/RB5                                      | 28    | OA1OUT/AN0/CMP1A/IBIAS0/RA0                 |

Note 1: RPn represents remappable peripheral functions.

2: Pin has an increased current drive strength. Refer to Section 31.0 "Electrical Characteristics" for details.

3: A pull-up resistor is connected to this pin during programming or when JTAG is enabled in the Configuration bits.

### Pin Diagrams (Continued)



### TABLE 3: 28-PIN UQFN COMPLETE PIN FUNCTION DESCRIPTIONS

| Pin # | Function <sup>(1)</sup>                          | Pin # | Function <sup>(1)</sup>                             |
|-------|--|-------|---|
| 1     | <b>RP46</b> /PWM1H/RB14                          | 15    | OA2OUT/AN1/AN7/ANA0/CMP1D/CMP2D/CMP3D/RP34/INT0/RB2 |
| 2     | RP47/PWM1L/RB15                                  | 16    | PGD2/OA2IN-/AN8/ <b>RP35</b> /RB3                   |
| 3     | MCLR   | 17    | PGC2/OA2IN+/ <b>RP36</b> /RB4                       |
| 4     | OA1OUT/AN0/CMP1A/IBIAS0/RA0                      | 18    | PGD3/ <b>RP37</b> /SDA2/RB5                         |
| 5     | OA1IN-/ANA1/RA1                                  | 19    | PGC3/ <b>RP38</b> /SCL2/RB6                         |
| 6     | OA1IN+/AN9/RA2                                   | 20    | TDO/AN2/CMP3A/ <b>RP39</b> /RB7                     |
| 7     | DACOUT/AN3/CMP1C/RA3                             | 21    | PGD1/AN10/ <b>RP40</b> /SCL1/RB8                    |
| 8     | AN4/CMP3B/IBIAS3/RA4                             | 22    | PGC1/AN11/ <b>RP41</b> /SDA1/RB9                    |
| 9     | AVdd   | 23    | Vss   |
| 10    | AVss   | 24    | Vdd   |
| 11    | Vdd  | 25    | TMS/ <b>RP42</b> /PWM3H/RB10 <sup>(3)</sup>         |
| 12    | Vss  | 26    | TCK/ <b>RP43</b> /PWM3L/RB11                        |
| 13    | OSCI/CLKI/AN5/ <b>RP32</b> /RB0                  | 27    | TDI/ <b>RP44</b> /PWM2H/RB12                        |
| 14    | OSCO/CLKO/AN6/ <b>RP33</b> /RB1 <sup>(2,4)</sup> | 28    | RP45/PWM2L/RB13                                     |

Note 1: RPn represents remappable peripheral functions.

2: Pin has an increased current drive strength. Refer to Section 31.0 "Electrical Characteristics" for details.

3: A pull-up resistor is connected to this pin during programming or when JTAG is enabled in the Configuration bits.

### **Pin Diagrams (Continued)**



| TABLE 4: | 36-PIN UQFN COMPLETE PIN FUNCTION DESCRIPTION |
|----------|---|
| IADLE 4. | 30-FIN UQFN COWFLETE FIN FUNCTION DESCRIFTION |

| Pin # | Function <sup>(1)</sup>                          | Pin # | Function <sup>(1)</sup>                             |
|-------|--|-------|---|
| 1     | <b>RP46</b> /PWM1H/RB14                          | 19    | OA2OUT/AN1/AN7/ANA0/CMP1D/CMP2D/CMP3D/RP34/INT0/RB2 |
| 2     | RP47/PWM1L/RB15                                  | 20    | PGD2/OA2IN-/AN8/ <b>RP35</b> /RB3                   |
| 3     | MCLR   | 21    | PGC2/OA2IN+/ <b>RP36</b> /RB4                       |
| 4     | AN12/ANN0/ <b>RP48</b> /RC0                      | 22    | Vss   |
| 5     | OA1OUT/AN0/CMP1A/IBIAS0/RA0                      | 23    | Vdd   |
| 6     | OA1IN-/ANA1/RA1                                  | 24    | PGD3/ <b>RP37</b> /SDA2/RB5                         |
| 7     | OA1IN+/AN9/RA2                                   | 25    | PGC3/ <b>RP38</b> /SCL2/RB6                         |
| 8     | DACOUT/AN3/CMP1C/RA3                             | 26    | TDO/AN2/CMP3A/ <b>RP39</b> /RB7                     |
| 9     | OA3OUT/AN4/CMP3B/IBIAS3/RA4                      | 27    | PGD1/AN10/ <b>RP40</b> /SCL1/RB8                    |
| 10    | AVdd   | 28    | PGC1/AN11/ <b>RP41</b> /SDA1/RB9                    |
| 11    | AVss   | 29    | RP52/ASDA2/RC4                                      |
| 12    | OA3IN-/AN13/CMP1B/ISRC0/RP49/RC1                 | 30    | RP53/ASCL2/RC5                                      |
| 13    | OA3IN+/AN14/CMP2B/ISRC1/RP50/RC2                 | 31    | Vss   |
| 14    | Vdd  | 32    | Vdd   |
| 15    | Vss  | 33    | TMS/ <b>RP42</b> /PWM3H/RB10 <sup>(3)</sup>         |
| 16    | AN15/CMP2A/IBIAS2/RP51/RC3                       | 34    | TCK/ <b>RP43</b> /PWM3L/RB11                        |
| 17    | OSCI/CLKI/AN5/RP32/RB0                           | 35    | TDI/ <b>RP44</b> /PWM2H/RB12                        |
| 18    | OSCO/CLKO/AN6/ <b>RP33</b> /RB1 <sup>(2,4)</sup> | 36    | RP45/PWM2L/RB13                                     |

Note 1: RPn represents remappable peripheral functions.

2: Pin has an increased current drive strength. Refer to Section 31.0 "Electrical Characteristics" for details.

3: A pull-up resistor is connected to this pin during programming or when JTAG is enabled in the Configuration bits.

### **Pin Diagrams (Continued)**



| Pin # | Function <sup>(1)</sup>                          | Pin # | Function <sup>(1)</sup>                             |
|-------|--|-------|---|
| 1     | <b>RP46</b> /PWM1H/RB14                          | 25    | OA2OUT/AN1/AN7/ANA0/CMP1D/CMP2D/CMP3D/RP34/INT0/RB2 |
| 2     | RP47/PWM1L/RB15                                  | 26    | PGD2/OA2IN-/AN8/ <b>RP35</b> /RB3                   |
| 3     | RP60/RC12  | 27    | PGC2/OA2IN+/ <b>RP36</b> /RB4                       |
| 4     | RP61/RC13  | 28    | RP56/ASDA1/SCK2/RC8 <sup>(2)</sup>                  |
| 5     | MCLR   | 29    | RP57/ASCL1/SDI2/RC9 <sup>(2)</sup>                  |
| 6     | ANN2/ <b>RP77</b> /RD13                          | 30    | RP72/SDO2/PCI19/RD8 <sup>(2)</sup>                  |
| 7     | AN12/ANN0/ <b>RP48</b> /RC0                      | 31    | Vss   |
| 8     | OA1OUT/AN0/CMP1A/IBIAS0/RA0                      | 32    | VDD   |
| 9     | OA1IN-/ANA1/RA1                                  | 33    | PGD3/ <b>RP37</b> /SDA2/RB5                         |
| 10    | OA1IN+/AN9/RA2                                   | 34    | PGC3/ <b>RP38</b> /SCL2/RB6                         |
| 11    | DACOUT/AN3/CMP1C/RA3                             | 35    | TDO/AN2/CMP3A/ <b>RP39</b> /RB7                     |
| 12    | OA3OUT/AN4/CMP3B/IBIAS3/RA4                      | 36    | PGD1/AN10/ <b>RP40</b> /SCL1/RB8                    |
| 13    | AVdd   | 37    | PGC1/AN11/ <b>RP41</b> /SDA1/RB9                    |
| 14    | AVss   | 38    | RP52/ASDA2/RC4                                      |
| 15    | OA3IN-/AN13/CMP1B/ISRC0/RP49/RC1                 | 39    | RP53/ASCL2/RC5                                      |
| 16    | OA3IN+/AN14/CMP2B/ISRC1/RP50/RC2                 | 40    | RP58/RC10   |
| 17    | AN17/ANN1/IBIAS1/ <b>RP54</b> /RC6               | 41    | RP59/RC11   |
| 18    | VDD  | 42    | Vss   |
| 19    | Vss  | 43    | Vdd   |
| 20    | AN15/CMP2A/IBIAS2/RP51/RC3                       | 44    | RP65/PWM4H/RD1                                      |
| 21    | OSCI/CLKI/AN5/RP32/RB0                           | 45    | TMS/ <b>RP42</b> /PWM3H/RB10 <sup>(3)</sup>         |
| 22    | OSCO/CLKO/AN6/ <b>RP33</b> /RB1 <sup>(2,4)</sup> | 46    | TCK/ <b>RP43</b> /PWM3L/RB11                        |
| 23    | AN18/CMP3C/ISRC3/RP74/RD10                       | 47    | TDI/ <b>RP44</b> /PWM2H/RB12                        |
| 24    | AN16/ISRC2/ <b>RP55</b> /RC7                     | 48    | RP45/PWM2L/RB13                                     |

### TABLE 5: 48-PIN TQFP, UQFN COMPLETE PIN FUNCTION DESCRIPTIONS

Note 1: RPn represents remappable peripheral functions.

2: Pin has an increased current drive strength. Refer to Section 31.0 "Electrical Characteristics" for details.

3: A pull-up resistor is connected to this pin during programming or when JTAG is enabled in the Configuration bits.

### **Table of Contents**

| 1.0   | Device Overview   |     |
|-------|---|-----|
| 2.0   | Guidelines for Getting Started with 16-Bit Digital Signal Controllers |     |
| 3.0   | CPU   |     |
| 4.0   | Memory Organization   |     |
| 5.0   | Flash Program Memory  |     |
| 6.0   | Resets  |     |
| 7.0   | Interrupt Controller  |     |
| 8.0   | I/O Ports   |     |
| 9.0   | Oscillator with High-Frequency PLL                                    |     |
| 10.0  | Direct Memory Access (DMA) Controller                                 |     |
| 11.0  |   |     |
| 12.0  | High-Speed, 12-Bit Analog-to-Digital Converter (ADC)                  |     |
| 13.0  |   |     |
| 14.0  | Quadrature Encoder Interface (QEI)                                    |     |
|       | Universal Asynchronous Receiver Transmitter (UART)                    |     |
| 16.0  | Serial Peripheral Interface (SPI)                                     |     |
| 17.0  |   |     |
| 18.0  | Single-Edge Nibble Transmission (SENT)                                |     |
|       | Timer1  |     |
| 20.0  | Capture/Compare/PWM/Timer Modules (SCCP/MCCP)                         |     |
| 21.0  |   |     |
|       | Peripheral Trigger Generator (PTG)                                    |     |
| 23.0  | Current Bias Generator (CBG)  |     |
| 24.0  | Operational Amplifier   |     |
| 25.0  |   |     |
|       | 32-Bit Programmable Cyclic Redundancy Check (CRC) Generator           |     |
| 27.0  | Power-Saving Features   | 413 |
| 28.0  | Special Features  |     |
| 29.0  | Instruction Set Summary   | 451 |
| 30.0  | Development Support   |     |
| 31.0  | Electrical Characteristics  |     |
| 32.0  | Packaging Information   |     |
| Appe  | endix A: Revision History   |     |
| Index | Χ   |     |
| The I | Microchip Website   |     |
| Custo | omer Change Notification Service                                      |     |
| Custo | omer Support  |     |
| Prod  | luct Identification System  |     |

# TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at docerrors@microchip.com. We welcome your feedback.

### Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Website at:

#### http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS3000000A is version A of document DS30000000).

### Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Website; http://www.microchip.com
- Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

### **Customer Notification System**

Register on our website at www.microchip.com to receive the most current information on all of our products.

### **Referenced Sources**

This device data sheet is based on the following individual chapters of the *"dsPIC33/PIC24 Family Reference Manual"*. These documents should be considered as the general reference for the operation of a particular module or device feature.

Note: To access the documents listed below, browse to the documentation section of the dsPIC33CK64MP105 product page of the Microchip website (www.microchip.com) or select a family reference manual section from the following list.

> In addition to parameters, features and other documentation, the resulting page provides links to the related family reference manual sections.

- "Introduction" (www.microchip.com/DS70573)
- "Enhanced CPU" (www.microchip.com/DS70005158)
- "Data Memory" (www.microchip.com/DS70595)
- "dsPIC33E/PIC24E Program Memory" (www.microchip.com/DS70000613)
- "Reset" (www.microchip.com/DS70602)
- "Interrupts" (www.microchip.com/DS70000600)
- "I/O Ports with Edge Detect" (www.microchip.com/DS70005322)
- "Oscillator Module with High-Speed PLL" (www.microchip.com/DS70005255)
- "Direct Memory Access Controller (DMA)" (www.microchip.com/DS30009742)
- "High-Resolution PWM with Fine Edge Placement" (www.microchip.com/DS70005320)
- "12-Bit High-Speed, Multiple SARs A/D Converter (ADC)" (www.microchip.com/DS70005213)
- "High-Speed Analog Comparator Module" (www.microchip.com/DS70005280)
- "Quadrature Encoder Interface (QEI)" (www.microchip.com/DS70000601)
- "Multiprotocol Universal Asynchronous Receiver Transmitter (UART) Module" (www.microchip.com/DS70005288)
- "Serial Peripheral Interface (SPI) with Audio Codec Support" (www.microchip.com/DS70005136)
- "Inter-Integrated Circuit (I<sup>2</sup>C)" (www.microchip.com/DS70000195)
- "Single-Edge Nibble Transmission (SENT) Module" (www.microchip.com/DS70005145)
- "Timer1 Module" (www.microchip.com/DS70005279)
- "Capture/Compare/PWM/Timer (MCCP and SCCP)" (www.microchip.com/DS30003035)
- "Configurable Logic Cell (CLC)" (www.microchip.com/DS70005298)
- "Peripheral Trigger Generator (PTG)" (www.microchip.com/DS70000669)
- "Current Bias Generator (CBG)" (www.microchip.com/DS70005253)
- "Deadman Timer (DMT)" (www.microchip.com/DS70005155)
- "32-Bit Programmable Cyclic Redundancy Check (CRC)" (www.microchip.com/DS30009729)
- "Dual Watchdog Timer" (www.microchip.com/DS70005250)
- "Programming and Diagnostics" (www.microchip.com/DS70608)
- "CodeGuard™ Security" (www.microchip.com/DS70634)
- "Flash Programming" (www.microchip.com/DS70000609)

NOTES:

## 1.0 DEVICE OVERVIEW

- Note 1: This data sheet summarizes the features of the dsPIC33CK64MP105 family of devices. It is not intended to be a comprehensive resource. To complement the information in this data sheet, refer to the related section of the "dsPIC33/ PIC24 Family Reference Manual", which is available from the Microchip website (www.microchip.com).
  - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

This document contains device-specific information for the dsPIC33CK64MP105 Digital Signal Controller (DSC) and Microcontroller (MCU) devices.

dsPIC33CK64MP105 devices contain extensive Digital Signal Processor (DSP) functionality with a high-performance, 16-bit MCU architecture.

Figure 1-1 shows a general block diagram of the core and peripheral modules of the dsPIC33CK64MP105 family. Table 1-1 lists the functions of the various pins shown in the pinout diagrams.

### FIGURE 1-1: dsPIC33CK64MP105 FAMILY BLOCK DIAGRAM<sup>(1)</sup>



| TABLE 1-1: | PINOUT I/O DESCRIPTI | ONS |
|------------|----------------------|-----|
|------------|----------------------|-----|

| Pin Name <sup>(1)</sup>              | Pin<br>Type | Buffer<br>Type | PPS     | Description   |
|--------------------------------------|-------------|----------------|---------|---|
| AN0-AN18                             | I           | Analog         | No      | Analog input channels.  |
| ANA0-ANA1                            | 1           | Analog         | No      | Analog alternate inputs.  |
| ANN0-ANN1                            | I.          | Analog         | No      | Analog negative inputs.   |
| CLKI                                 | I           | ST             | No      | External Clock (EC) source input. Always associated with OSCI pin function.                             |
| CLKO                                 | 0           |                | No      | In Configuration bits, it can be set to output the CPU clock. Always associated with OSCO pin function. |
| OSCI                                 | Ι           | CMOS           | No      | Oscillator crystal input. Connects to crystal or resonator in Crystal Oscillator mode.                  |
| osco                                 | I/O         |                | No      | Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode.                 |
| REFCLKI                              | 1           | ST             | Yes     | Reference clock input.  |
| REFCLKO                              | 0           |                | Yes     | Reference clock output.   |
| INT0                                 | Ι           | ST             | No      | External Interrupt 0.   |
| INT1                                 | I.          | ST             | Yes     | External Interrupt 1.   |
| INT2                                 | I.          | ST             | Yes     | External Interrupt 2.   |
| INT3                                 | Ι           | ST             | Yes     | External Interrupt 3.   |
| IOCA[4:0]                            | 1           | ST             | No      | Interrupt-on-Change input for PORTA.  |
| IOCB[15:0]                           | I.          | ST             | No      | Interrupt-on-Change input for PORTB.  |
| IOCC[13:0]                           | I.          | ST             | No      | Interrupt-on-Change input for PORTC.  |
| IOCD1, IOCD8, IOCD10,<br>IOCD13      | Ι           | ST             | No      | Interrupt-on-Change input for PORTD.  |
| QEIAx                                | I           | ST             | Yes     | QEIx Input A.   |
| QEIBx                                | I.          | ST             | Yes     | QEIx Input B.   |
| QEINDXx                              | I           | ST             | Yes     | QEIx Index input.   |
| QEIHOMx                              | I           | ST             | Yes     | QEIx Home input.  |
| QEICMPx                              | 0           |                | Yes     | QEIx comparator output.   |
| RP32-RP61, RP65, RP72,<br>RP74, RP77 | I/O         | ST             | Yes     | Remappable I/O ports.   |
| RA0-RA4                              | I/O         | ST             | No      | PORTA is a bidirectional I/O port.  |
| RB0-RB15                             | I/O         | ST             | No      | PORTB is a bidirectional I/O port.  |
| RC0-RC13                             | I/O         | ST             | No      | PORTC is a bidirectional I/O port.  |
| RD1, RD8, RD10, RD13                 | I/O         | ST             | No      | PORTD is a bidirectional I/O port.  |
| T1CK                                 | Ι           | ST             | Yes     | Timer1 external clock input.  |
| U1CTS                                | I           | ST             | Yes     | UART1 Clear-to-Send.  |
| U1RTS                                | 0           |                | Yes     | UART1 Request-to-Send.  |
| U1RX                                 | I           | ST             | Yes     | UART1 receive.  |
| U1TX                                 | 0           | _              | Yes     | UART1 transmit.   |
| U1DSR                                | 1           | ST             | Yes     | UART1 Data-Set-Ready.   |
| U1DTR                                | 0           | —              | Yes     | UART1 Data-Terminal-Ready.  |
| Legend: CMOS = CMOS                  | compa       | tible inpu     | t or ou | tput Analog = Analog input P = Power  |

Legend: CMOS = CMOS compatible input or output ST = Schmitt Trigger input with CMOS levels PPS = Peripheral Pin Select

Analog = Analog O = Output

I = Input

Note 1: Not all pins are available in all package variants. See the "Pin Diagrams" section for pin availability.

**2:** PWM4L and PWM4H pins are available on PPS.

3: SPI2 supports dedicated pins as well as PPS on 48-pin devices.

| TABLE 1-1: PINOUT       | I/O DE      | ESCRIP         | TIONS              | (CONTINUED)   |
|-------------------------|-------------|----------------|--------------------|---|
| Pin Name <sup>(1)</sup> | Pin<br>Type | Buffer<br>Type | PPS                | Description   |
| U2CTS                   | -           | ST             | Yes                | UART2 Clear-to-Send.                                      |
| U2RTS                   | 0           | —              | Yes                | UART2 Request-to-Send.                                    |
| U2RX                    | I.          | ST             | Yes                | UART2 receive.  |
| U2TX                    | 0           | —              | Yes                | UART2 transmit.   |
| U2DSR                   | I.          | ST             | Yes                | UART2 Data-Set-Ready.                                     |
| U2DTR                   | 0           | _              | Yes                | UART2 Data-Terminal-Ready.                                |
| U3CTS                   | I           | ST             | Yes                | UART3 Clear-to-Send.                                      |
| U3RTS                   | 0           | —              | Yes                | UART3 Request-to-Send.                                    |
| U3RX                    | I           | ST             | Yes                | UART3 receive.  |
| U3TX                    | 0           | —              | Yes                | UART3 transmit.   |
| U3DSR                   | I.          | ST             | Yes                | UART3 Data-Set-Ready.                                     |
| U3DTR                   | 0           | —              | Yes                | UART3 Data-Terminal-Ready.                                |
| SENT1                   | Ι           | ST             | Yes                | SENT1 input.  |
| SENT1OUT                | 0           | —              | Yes                | SENT1 output.   |
| SENT2                   | I           | ST             | Yes                | SENT2 input.  |
| SENT2OUT                | 0           | _              | Yes                | SENT2 output.   |
| PTGTRG24                | 0           | _              | Yes                | PTG Trigger Output 24.                                    |
| PTGTRG25                | 0           | —              | Yes                | PTG Trigger Output 25.                                    |
| TCKI1-TCKI5             | I           | ST             | Yes                | MCCP/SCCP timer inputs.                                   |
| ICM1-ICM5               | 1           | ST             | Yes                | MCCP/SCCP capture inputs.                                 |
| OCFA-OCFB               | I           | ST             | Yes                | MCCP/SCCP Fault inputs.                                   |
| OCM1x-OCM5x             | 0           | _              | Yes                | MCCP/SCCP compare outputs.                                |
| SCK1                    | I/O         | ST             | Yes                | Synchronous serial clock input/output for SPI1.           |
| SDI1                    | I.          | ST             | Yes                | SPI1 data in.   |
| SDO1                    | 0           | —              | Yes                | SPI1 data out.  |
| SS1                     | I/O         | ST             | Yes                | SPI1 slave synchronization or frame pulse I/O.            |
| SCK2                    | I/O         | ST             | Yes <sup>(3)</sup> | Synchronous serial clock input/output for SPI2.           |
| SDI2                    | I           | ST             |                    |   |
| SDO2                    | 0           | —              |                    | SPI2 data out.  |
| SS2                     | I/O         | ST             | Yes <sup>(3)</sup> | SPI2 slave synchronization or frame pulse I/O.            |
| SCK3                    | I/O         | ST             | Yes                | Synchronous serial clock input/output for SPI3.           |
| SDI3                    | I           | ST             | Yes                | SPI3 data in.   |
| SDO3                    | 0           | —              | Yes                | SPI3 data out.  |
| SS3                     | I/O         | ST             | Yes                | SPI3 slave synchronization or frame pulse I/O.            |
| SCL1                    | I/O         | ST             | No                 | Synchronous serial clock input/output for I2C1.           |
| SDA1                    | I/O         | ST             | No                 | Synchronous serial data input/output for I2C1.            |
| ASCL1                   | I/O         | ST             | No                 | Alternate synchronous serial clock input/output for I2C1. |
| ASDA1                   | I/O         | ST             | No                 | Alternate synchronous serial data input/output for I2C1.  |
| SCL2                    | I/O         | ST             | No                 | Synchronous serial clock input/output for I2C2.           |
| SDA2                    | I/O         | ST             | No                 | Synchronous serial data input/output for I2C2.            |
| ASCL2                   | I/O         | ST             | No                 | Alternate synchronous serial clock input/output for I2C2. |
| ASDA2                   | I/O         | ST             | No                 | Alternate synchronous serial data input/output for I2C2.  |
| Legend: CMOS = CMOS     | compa       | tible inpu     | it or out          | put Analog = Analog input P = Power                       |

| TABLE 1-1: | <b>PINOUT I/O DESCRIPTIONS (</b> | (CONTINUED) |
|------------|----------------------------------|-------------|
|------------|----------------------------------|-------------|

 Legend:
 CMOS = CMOS compatible input or output
 Analog = Analog input

 ST = Schmitt Trigger input with CMOS levels
 O = Output

 PPS = Peripheral Pin Select
 O = Output

Note 1: Not all pins are available in all package variants. See the "Pin Diagrams" section for pin availability.

2: PWM4L and PWM4H pins are available on PPS.

**3:** SPI2 supports dedicated pins as well as PPS on 48-pin devices.

I = Input

### TABLE 1-1: PINOUT I/O DESCRIPTIONS (CONTINUED)

| Pin Name <sup>(1)</sup>    | Pin<br>Type | Buffer<br>Type | PPS  | Description   |
|----------------------------|-------------|----------------|------|---|
| TMS                        | 1           | ST             | No   | JTAG Test mode select pin.  |
| ТСК                        | 1           | ST             | No   | JTAG test clock input pin.  |
| TDI                        | 1           | ST             | No   | JTAG test data input pin.   |
| TDO                        | 0           | _              | No   | JTAG test data output pin.  |
| PCI8-PCI18                 | 1           | ST             | Yes  | PWM Inputs 8 through 18.  |
| PCI19                      | 1           | ST             | No   | PWM Input 19.   |
| PWMEA-PWMED                | Ó           | _              | Yes  | PWM Event Outputs A through D.  |
| PWM1L-PWM4L <sup>(2)</sup> | 0           | _              | No   | PWM Low Outputs 1 through 4.  |
| PWM1H-PWM4H <sup>(2)</sup> | Õ           |                | No   | PWM High Outputs 1 through 4.   |
| CLCINA-CLCIND              | -           | ST             | Yes  | CLC Inputs A through D.   |
| CLCXOUT                    | 0           | 51             | Yes  | CLCx output.  |
|                            |             |                |      |   |
| CMP1A-CMP3A                |             | Analog         | No   | Comparator Channels 1A through 3A inputs.                                     |
| CMP1B-CMP3B                | I           | Analog         | No   | Comparator Channels 1B through 3B inputs.                                     |
| CMP1C-CMP3C                |             | Analog         | No   | Comparator Channels 1C through 3C inputs.                                     |
| CMP1D-CMP3D                | I           | Analog         | No   | Comparator Channels 1D through 3D inputs.                                     |
| DACOUT                     | 0           | _              | No   | DAC output voltage.   |
| IBIAS0-IBIAS3              | 0           | Analog         | No   | 50 μA Constant-Current Outputs 0 through 3.                                   |
| ISRC0-ISRC3                | 0           | Analog         | No   | 10 µA Constant-Current Outputs 0 through 3.                                   |
| OA1IN+                     | I           | _              | No   | Op Amp 1+ input.  |
| OA1IN-                     | 1           | _              | No   | Op Amp 1- input.  |
| OA1OUT                     | 0           | _              | No   | Op Amp 1 output.  |
| OA2IN+                     | Ĩ           | _              | No   | Op Amp 2+ input.  |
| OA2IN-                     | i           |                | No   | Op Amp 2- input.  |
| OA2OUT                     | Ö           | _              | No   | Op Amp 2 output.  |
| OA3IN+                     | Ĩ           |                | No   | Op Amp 3+ input.  |
| OA3IN-                     | i           |                | No   | Op Amp 3- input.  |
| OA3OUT                     | 0           |                | No   | Op Amp 3 output.  |
| ADTRG31                    | 1           | ST             | No   | External ADC trigger source.  |
| PGD1                       | I/O         | ST             | No   | Data I/O pin for Programming/Debugging Communication Channel 1.               |
| PGC1                       | 1/0         | ST             | No   | Clock input pin for Programming/Debugging Communication Channel 1.            |
| FGCT                       | 1           | 31             | INU  | Channel 1.  |
| PGD2                       | I/O         | ST             | No   | Data I/O pin for Programming/Debugging Communication Channel 2.               |
| PGC2                       | 10          | ST             | No   | Clock input pin for Programming/Debugging Communication                       |
| 1 302                      |             | 01             |      | Channel 2.  |
| PGD3                       | I/O         | ST             | No   | Data I/O pin for Programming/Debugging Communication Channel 3.               |
| PGC3                       | 1/0         | ST             | No   | Clock input pin for Programming/Debugging Communication                       |
| 1 605                      | 1           | 51             | INU  | Channel 3.  |
| MCLR                       | I/P         | ST             | No   | Master Clear (Reset) input. This pin is an active-low Reset to the            |
| MCLR                       | 1/17        | 31             | INU  | device.   |
| A) (= -                    | -           |                | N.L. |   |
| AVDD                       | Р           | Р              | No   | Positive supply for analog modules. This pin must be connected at all times.  |
| A) /22                     | -           |                |      |   |
| AVss                       | Р           | Р              | No   | Ground reference for analog modules. This pin must be connected at all times. |
| Vdd                        | Р           | Р              | No   | Positive supply for peripheral logic and I/O pins.                            |
| Vss                        | Р           | Р              | No   | Ground reference for logic and I/O pins.                                      |
| Legend: CMOS = CMOS        |             |                |      |   |

 Legend:
 CMOS = CMOS compatible input or output
 Analog = Analog input
 P = Power

 ST = Schmitt Trigger input with CMOS levels
 O = Output
 I = Input

 PPS = Peripheral Pin Select
 O = Output
 I = Input

Note 1: Not all pins are available in all package variants. See the "Pin Diagrams" section for pin availability.
2: PWM4L and PWM4H pins are available on PPS.

**3:** SPI2 supports dedicated pins as well as PPS on 48-pin devices.

# 2.0 GUIDELINES FOR GETTING STARTED WITH 16-BIT DIGITAL SIGNAL CONTROLLERS

### 2.1 Basic Connection Requirements

Getting started with the dsPIC33CK64MP105 family devices requires attention to a minimal set of device pin connections before proceeding with development. The following is a list of pin names which must always be connected:

- All VDD and Vss pins (see Section 2.2 "Decoupling Capacitors")
- All AVDD and AVSS pins regardless if ADC module is not used (see Section 2.2 "Decoupling Capacitors")
- MCLR pin (see Section 2.3 "Master Clear (MCLR) Pin")
- PGCx/PGDx pins used for In-Circuit Serial Programming<sup>™</sup> (ICSP<sup>™</sup>) and debugging purposes (see Section 2.4 "ICSP Pins")
- OSCI and OSCO pins when an external oscillator source is used (see Section 2.5 "External Oscillator Pins")

# 2.2 Decoupling Capacitors

The use of decoupling capacitors on every pair of power supply pins, such as VDD, VSS, AVDD and AVSS is required.

Consider the following criteria when using decoupling capacitors:

- Value and type of capacitor: Recommendation of 0.1  $\mu$ F (100 nF), 10-20V. This capacitor should be a low-ESR and have resonance frequency in the range of 20 MHz and higher. It is recommended to use ceramic capacitors.
- Placement on the printed circuit board: The decoupling capacitors should be placed as close to the pins as possible. It is recommended to place the capacitors on the same side of the board as the device. If space is constricted, the capacitor can be placed on another layer on the PCB using a via; however, ensure that the trace length from the pin to the capacitor is within one-quarter inch (6 mm) in length.
- Handling high-frequency noise: If the board is experiencing high-frequency noise, above tens of MHz, add a second ceramic-type capacitor in parallel to the above described decoupling capacitor. The value of the second capacitor can be in the range of 0.01  $\mu$ F to 0.001  $\mu$ F. Place this second capacitor next to the primary decoupling capacitor. In high-speed circuit designs, consider implementing a decade pair of capacitances as close to the power and ground pins as possible. For example, 0.1  $\mu$ F in parallel with 0.001  $\mu$ F.
- Maximizing performance: On the board layout from the power supply circuit, run the power and return traces to the decoupling capacitors first, and then to the device pins. This ensures that the decoupling capacitors are first in the power chain. Equally important is to keep the trace length between the capacitor and the power pins to a minimum, thereby reducing PCB track inductance.

### FIGURE 2-1: RECOMMENDED MINIMUM CONNECTION



### 2.2.1 BULK CAPACITORS

On boards with power traces running longer than six inches in length, it is suggested to use a bulk capacitor for integrated circuits, including DSCs, to supply a local power source. The value of the bulk capacitor should be determined based on the trace resistance that connects the power supply source to the device and the maximum current drawn by the device in the application. In other words, select the bulk capacitor so that it meets the acceptable voltage sag at the device. Typical values range from 4.7  $\mu$ F to 47  $\mu$ F.

# 2.3 Master Clear (MCLR) Pin

The MCLR pin provides two specific device functions:

- Device Reset
- · Device Programming and Debugging.

During device programming and debugging, the resistance and capacitance that can be added to the pin must be considered. Device programmers and debuggers drive the  $\overline{\text{MCLR}}$  pin. Consequently, specific voltage levels (VIH and VIL) and fast signal transitions must not be adversely affected. Therefore, specific values of R and C will need to be adjusted based on the application and PCB requirements.

For example, as shown in Figure 2-2, it is recommended that the capacitor, C, be isolated from the  $\overline{\text{MCLR}}$  pin during programming and debugging operations.

Place the components, as shown in Figure 2-2, within one-quarter inch (6 mm) from the MCLR pin.





### 2.4 ICSP Pins

The PGCx and PGDx pins are used for ICSP and debugging purposes. It is recommended to keep the trace length between the ICSP connector and the ICSP pins on the device as short as possible. If the ICSP connector is expected to experience an ESD event, a series resistor is recommended, with the value in the range of a few tens of Ohms, not to exceed 100 Ohms.

Pull-up resistors, series diodes and capacitors on the PGCx and PGDx pins are not recommended as they will interfere with the programmer/debugger communications to the device. If such discrete components are an application requirement, they should be removed from the circuit during programming and debugging. Alternatively, refer to the AC/DC characteristics and timing requirements information in the respective device Flash programming specification for information on capacitive loading limits and pin Voltage Input High (VIH) and Voltage Input Low (VIL) requirements.

Ensure that the "Communication Channel Select" (i.e., PGCx/PGDx pins) programmed into the device matches the physical connections for the ICSP to MPLAB<sup>®</sup> debugger tool.

For more information on the MPLAB programmer/ debugger connection requirements, refer to the Microchip website.

### 2.5 External Oscillator Pins

Many DSCs have options for at least two oscillators: a high-frequency Primary Oscillator (POSC) and a low-frequency Secondary Oscillator (SOSC). For details, see Section 9.4 "Primary Oscillator (POSC)".

The oscillator circuit should be placed on the same side of the board as the device. Also, place the oscillator circuit close to the respective oscillator pins, not exceeding one-half inch (12 mm) distance between them. The load capacitors should be placed next to the oscillator itself, on the same side of the board. Use a grounded copper pour around the oscillator circuit to isolate them from surrounding circuits. The grounded copper pour should be routed directly to the MCU ground. Do not run any signal traces or power traces inside the ground pour. Also, if using a two-sided board, avoid any traces on the other side of the board where the crystal is placed. A suggested layout is shown in Figure 2-3.





### 2.6 Oscillator Value Conditions on Device Start-up

If the PLL of the target device is enabled and configured for the device start-up oscillator, the maximum oscillator source frequency must be limited to a certain frequency (see Section 9.0 "Oscillator with High-Frequency PLL") to comply with device PLL start-up conditions. This means that if the external oscillator frequency is outside this range, the application must start up in the FRC mode first. The default PLL settings after a POR with an oscillator frequency outside this range will violate the device operating speed.

Once the device powers up, the application firmware can initialize the PLL SFRs, CLKDIV and PLLFBD, to a suitable value, and then perform a clock switch to the Oscillator + PLL clock source. Note that clock switching must be enabled in the device Configuration Word.

# 2.7 Unused I/Os

Unused I/O pins should be configured as outputs and driven to a logic low state.

Alternatively, connect a 1k to 10k resistor between Vss and unused pins, and drive the output to logic low.

### 2.8 Targeted Applications

- Power Factor Correction (PFC):
  - Interleaved PFC
  - Critical Conduction PFC
  - Bridgeless PFC
- DC/DC Converters:
  - Buck, Boost, Forward, Flyback, Push-Pull
  - Half/Full-Bridge
  - Phase-Shift Full-Bridge
  - Resonant Converters
- DC/AC:
  - Half/Full-Bridge Inverter
  - Resonant Inverter
- Motor Control
  - BLDC
  - PMSM
  - SR
  - ACIM

Examples of typical application connections are shown in Figure 2-4 through Figure 2-6.



### FIGURE 2-4: INTERLEAVED PFC

# dsPIC33CK64MP105 FAMILY



# dsPIC33CK64MP105 FAMILY

### FIGURE 2-6: OFF-LINE UPS



# 3.0 CPU

- Note 1: This data sheet summarizes the features of the dsPIC33CK64MP105 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Enhanced CPU" (www.microchip.com/DS70005158) in the "dsPIC33/PIC24 Family Reference Manual".
  - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The dsPIC33CK64MP105 family CPU has a 16-bit (data) modified Harvard architecture with an enhanced instruction set, including significant support for Digital Signal Processing (DSP). The CPU has a 24-bit instruction word with a variable length opcode field. The Program Counter (PC) is 23 bits wide and addresses up to 4M x 24 bits of user program memory space.

An instruction prefetch mechanism helps maintain throughput and provides predictable execution. Most instructions execute in a single-cycle effective execution rate, with the exception of instructions that change the program flow, the double-word move (MOV.D) instruction, PSV accesses and the table instructions. Overhead-free program loop constructs are supported using the DO and REPEAT instructions, both of which are interruptible at any point.

### 3.1 Registers

The dsPIC33CK64MP105 devices have sixteen, 16-bit Working registers in the programmer's model. Each of the Working registers can act as a Data, Address or Address Offset register. The 16th Working register (W15) operates as a Software Stack Pointer (SSP) for interrupts and calls.

In addition, the dsPIC33CK64MP105 devices include four Alternate Working register sets, which consist of W0 through W14. The Alternate Working registers can be made persistent to help reduce the saving and restoring of register content during Interrupt Service Routines (ISRs). The Alternate Working registers can be assigned to a specific Interrupt Priority Level (IPL1 through IPL6) by configuring the CTXTx[2:0] bits in the FALTREG Configuration register. The Alternate Working registers can also be accessed manually by using the CTXTSWP instruction. The CCTXI[2:0] and MCTXI[2:0] bits in the CTXTSTAT register can be used to identify the current, and most recent, manually selected Working register sets.

### 3.2 Instruction Set

The instruction set for dsPIC33CK64MP105 devices has two classes of instructions: the MCU class of instructions and the DSP class of instructions. These two instruction classes are seamlessly integrated into the architecture and execute from a single execution unit. The instruction set includes many addressing modes and was designed for optimum C compiler efficiency.

## 3.3 Data Space Addressing

The base Data Space can be addressed as up to 4K words or 8 Kbytes, and is split into two blocks, referred to as X and Y data memory. Each memory block has its own independent Address Generation Unit (AGU). The MCU class of instructions operates solely through the X memory AGU, which accesses the entire memory map as one linear Data Space. Certain DSP instructions operate through the X and Y AGUs to support dual operand reads, which splits the data address space into two parts. The X and Y Data Space boundary is device-specific.

The upper 32 Kbytes of the Data Space memory map can optionally be mapped into Program Space (PS) at any 16K program word boundary. The program-to-Data Space mapping feature, known as Program Space Visibility (PSV), lets any instruction access Program Space as if it were Data Space. Refer to "**Data Memory**" (www.microchip.com/DS70595) in the "*dsPIC33/PIC24 Family Reference Manual*" for more details on PSV and table accesses.

On dsPIC33CK64MP105 family devices, overheadfree circular buffers (Modulo Addressing) are supported in both X and Y address spaces. The Modulo Addressing removes the software boundary checking overhead for DSP algorithms. The X AGU Circular Addressing can be used with any of the MCU class of instructions. The X AGU also supports Bit-Reversed Addressing to greatly simplify input or output data re-ordering for radix-2 FFT algorithms.

### 3.4 Addressing Modes

The CPU supports these addressing modes:

- Inherent (no operand)
- Relative
- Literal
- Memory Direct
- Register Direct
- Register Indirect

Each instruction is associated with a predefined addressing mode group, depending upon its functional requirements. As many as six addressing modes are supported for each instruction.

# dsPIC33CK64MP105 FAMILY

### FIGURE 3-1: dsPIC33CK64MP105 FAMILY CPU BLOCK DIAGRAM



### 3.4.1 PROGRAMMER'S MODEL

The programmer's model for the dsPIC33CK64MP105 family is shown in Figure 3-2. All registers in the programmer's model are memory-mapped and can be manipulated directly by instructions. Table 3-1 lists a description of each register.

In addition to the registers contained in the programmer's model, the dsPIC33CK64MP105 devices contain control registers for Modulo Addressing, Bit-Reversed Addressing and interrupts. These registers are described in subsequent sections of this document.

All registers associated with the programmer's model are memory-mapped, as shown in Figure 3-2.

| TABLE 3-1: | PROGRAMMER'S MODEL REGISTER DESCRIPTIONS |
|------------|--|
|            |  |

| Register(s) Name                  | Description  |
|-----------------------------------|--|
| W0 through W15 <sup>(1)</sup>     | Working Register Array   |
| W0 through W14 <sup>(1)</sup>     | Alternate Working Register Array 1                               |
| W0 through W14 <sup>(1)</sup>     | Alternate Working Register Array 2                               |
| W0 through W14 <sup>(1)</sup>     | Alternate Working Register Array 3                               |
| W0 through W14 <sup>(1)</sup>     | Alternate Working Register Array 4                               |
| ACCA, ACCB                        | 40-Bit DSP Accumulators (Additional Four Alternate Accumulators) |
| PC                                | 23-Bit Program Counter   |
| SR                                | ALU and DSP Engine STATUS Register                               |
| SPLIM                             | Stack Pointer Limit Value Register                               |
| TBLPAG                            | Table Memory Page Address Register                               |
| DSRPAG                            | Extended Data Space (EDS) Read Page Register                     |
| RCOUNT                            | REPEAT Loop Counter Register                                     |
| DCOUNT                            | DO Loop Counter Register   |
| DOSTARTH, DOSTARTL <sup>(2)</sup> | DO Loop Start Address Register (High and Low)                    |
| DOENDH, DOENDL                    | DO Loop End Address Register (High and Low)                      |
| CORCON                            | Contains DSP Engine, DO Loop Control and Trap Status bits        |

Note 1: Memory-mapped W0 through W14 represent the value of the register in the currently active CPU context.

2: The DOSTARTH and DOSTARTL registers are read-only.

# dsPIC33CK64MP105 FAMILY





### 3.4.2 CPU RESOURCES

Many useful resources are provided on the main product page of the Microchip website for the devices listed in this data sheet. This product page contains the latest updates and additional information.

### 3.4.2.1 Key Resources

- "Enhanced CPU" (www.microchip.com/ DS70005158) in the "dsPIC33/PIC24 Family Reference Manual"
- Code Samples
- Application Notes
- · Software Libraries
- Webinars
- All related *"dsPIC33/PIC24 Family Reference Manual"* Sections
- Development Tools

### 3.4.3 CPU CONTROL REGISTERS

### REGISTER 3-1: SR: CPU STATUS REGISTER

| R/W-0                | R/W-0                | R/W-0                | R/W-0             | R/C-0 | R/C-0 | R-0   | R/W-0 |
|----------------------|----------------------|----------------------|-------------------|-------|-------|-------|-------|
| OA                   | OB                   | SA <sup>(3)</sup>    | SB <sup>(3)</sup> | OAB   | SAB   | DA    | DC    |
| bit 15               |                      |                      |                   |       | •     |       | bit 8 |
|                      |                      |                      |                   |       |       |       |       |
| R/W-0 <sup>(2)</sup> | R/W-0 <sup>(2)</sup> | R/W-0 <sup>(2)</sup> | R-0               | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| IPL2 <sup>(1)</sup>  | IPL1 <sup>(1)</sup>  | IPL0 <sup>(1)</sup>  | RA                | N     | OV    | Z     | С     |
| bit 7                |                      | •                    |                   |       | •     | •     | bit 0 |
|                      |                      |                      |                   |       |       | 2     |       |

| Legend:           | C = Clearable bit |                       |                    |
|-------------------|-------------------|-----------------------|--------------------|
| R = Readable bit  | W = Writable bit  | U = Unimplemented bit | , read as '0'      |
| -n = Value at POR | '1'= Bit is set   | '0' = Bit is cleared  | x = Bit is unknown |

| bit 15  | OA: Accumulator A Overflow Status bit   |
|---------|---|
|         | 1 = Accumulator A has overflowed  |
|         | 0 = Accumulator A has not overflowed  |
| bit 14  | <b>OB:</b> Accumulator B Overflow Status bit  |
|         | 1 = Accumulator B has overflowed  |
|         | 0 = Accumulator B has not overflowed  |
| bit 13  | <b>SA:</b> Accumulator A Saturation 'Sticky' Status bit <sup>(3)</sup>  |
|         | <ul> <li>1 = Accumulator A is saturated or has been saturated at some time</li> <li>0 = Accumulator A is not saturated</li> </ul>   |
| bit 12  | <b>SB:</b> Accumulator B Saturation 'Sticky' Status bit <sup>(3)</sup>  |
|         | <ul> <li>1 = Accumulator B is saturated or has been saturated at some time</li> <li>0 = Accumulator B is not saturated</li> </ul>   |
| bit 11  | OAB: OA    OB Combined Accumulator Overflow Status bit  |
|         | 1 = Accumulator A or B has overflowed   |
|         | 0 = Neither Accumulator A or B has overflowed   |
| bit 10  | SAB: SA    SB Combined Accumulator 'Sticky' Status bit  |
|         | 1 = Accumulator A or B is saturated or has been saturated at some time  |
|         | 0 = Neither Accumulator A or B is saturated   |
| bit 9   | DA: DO Loop Active bit  |
|         | 1 = DO loop is in progress  |
|         | 0 = DO loop is not in progress  |
| bit 8   | DC: MCU ALU Half Carry/Borrow bit   |
|         | 1 = A carry-out from the 4th low-order bit (for byte-sized data) or 8th low-order bit (for word-sized data) of the result occurred  |
|         | 0 = No carry-out from the 4th low-order bit (for byte-sized data) or 8th low-order bit (for word-sized  |
|         | data) of the result occurred  |
| Note 1: | The IPL[2:0] bits are concatenated with the IPL[3] bit (CORCON[3]) to form the CPU Interrupt Priority Level. The value in parentheses indicates the IPL, if IPL[3] = 1. User interrupts are disabled when IPL[3] = 1. |

- IPL[3] = 1.
  - **2:** The IPL[2:0] Status bits are read-only when the NSTDIS bit (INTCON1[15]) = 1.
  - **3:** A data write to the SR register can modify the SA and SB bits by either a data write to SA and SB or by clearing the SAB bit. To avoid a possible SA or SB bit write race condition, the SA and SB bits should not be modified using bit operations.

### REGISTER 3-1: SR: CPU STATUS REGISTER (CONTINUED)

| bit 7-5 | IPL[2:0]: CPU Interrupt Priority Level Status bits <sup>(1,2)</sup><br>111 = CPU Interrupt Priority Level is 7 (15); user interrupts are disabled<br>110 = CPU Interrupt Priority Level is 6 (14)<br>101 = CPU Interrupt Priority Level is 5 (13)<br>100 = CPU Interrupt Priority Level is 4 (12)<br>011 = CPU Interrupt Priority Level is 3 (11)<br>010 = CPU Interrupt Priority Level is 2 (10)<br>001 = CPU Interrupt Priority Level is 1 (9)<br>000 = CPU Interrupt Priority Level is 0 (8) |
|---------|---|
| bit 4   | RA: REPEAT Loop Active bit  |
|         | 1 = REPEAT loop is in progress<br>0 = REPEAT loop is not in progress  |
| bit 3   | N: MCU ALU Negative bit   |
|         | <ul><li>1 = Result was negative</li><li>0 = Result was non-negative (zero or positive)</li></ul>  |
| bit 2   | OV: MCU ALU Overflow bit  |
|         | This bit is used for signed arithmetic (two's complement). It indicates an overflow of the magnitude that causes the sign bit to change state.<br>1 = Overflow occurred for signed arithmetic (in this arithmetic operation)<br>0 = No overflow occurred  |
| bit 1   | Z: MCU ALU Zero bit   |
|         | <ul> <li>1 = An operation that affects the Z bit has set it at some time in the past</li> <li>0 = The most recent operation that affects the Z bit has cleared it (i.e., a non-zero result)</li> </ul>  |
| bit 0   | C: MCU ALU Carry/Borrow bit   |
|         | <ul> <li>1 = A carry-out from the Most Significant bit of the result occurred</li> <li>0 = No carry-out from the Most Significant bit of the result occurred</li> </ul>   |
| Note 1: | The IPL[2:0] bits are concatenated with the IPL[3] bit (CORCON[3]) to form the CPU Interrupt Priority Level. The value in parentheses indicates the IPL, if $IPL[3] = 1$ . User interrupts are disabled when  |

- IPL[3] = 1.
- 2: The IPL[2:0] Status bits are read-only when the NSTDIS bit (INTCON1[15]) = 1.
- **3:** A data write to the SR register can modify the SA and SB bits by either a data write to SA and SB or by clearing the SAB bit. To avoid a possible SA or SB bit write race condition, the SA and SB bits should not be modified using bit operations.

| REGISTER 3-     | 2. CORC                            | ON: CORE C  | ONTROL R                          | EGISTER             |                   |                   |           |
|-----------------|------------------------------------|---|-----------------------------------|---------------------|-------------------|-------------------|-----------|
| R/W-0           | U-0                                | R/W-0   | R/W-0                             | R/W-0               | R-0               | R-0               | R-0       |
| VAR             | _                                  | US1   | US0                               | EDT <sup>(1)</sup>  | DL2               | DL1               | DL0       |
| bit 15          |                                    |   |                                   |                     |                   |                   | bit       |
| R/W-0           |                                    |   | R/W-0                             | R/C-0               | DA                |                   |           |
| -               | R/W-0                              | R/W-1   | -                                 | IPL3 <sup>(2)</sup> | R-0               | R/W-0             | R/W-0     |
| SATA<br>bit 7   | SATB                               | SATDW   | ACCSAT                            | IPL3                | SFA               | RND               | IF<br>bit |
|                 |                                    |   |                                   |                     |                   |                   | Dit       |
| Legend:         |                                    | C = Clearable   | e bit                             |                     |                   |                   |           |
| R = Readable b  | bit                                | W = Writable  | bit                               | U = Unimpler        | nented bit, rea   | d as '0'          |           |
| -n = Value at P | OR                                 | '1' = Bit is set  |                                   | '0' = Bit is cle    | ared              | x = Bit is unkn   | own       |
| bit 15          | 1 = Variable e                     | e Exception Pro<br>exception proce<br>ception process       | essing is enab                    | led                 |                   |                   |           |
| bit 14          | Unimplemen                         | ted: Read as '  | 0'                                |                     |                   |                   |           |
| bit 13-12       | US[1:0]: DSF                       | P Multiply Unsig  | ned/Signed C                      | control bits        |                   |                   |           |
|                 | 01 = DSP eng                       | ed<br>gine multiplies<br>gine multiplies<br>gine multiplies | are unsigned                      | 1                   |                   |                   |           |
| bit 11          |                                    | D Loop Termina<br>es executing Do                           |                                   |                     | nt loop iteratior | ı                 |           |
| bit 10-8        |                                    | DO loops are a  |                                   | S                   |                   |                   |           |
|                 |                                    | ○ loop is active ○ loops are active                         |                                   |                     |                   |                   |           |
| bit 7           | SATA: ACCA                         | Saturation En   | able bit                          |                     |                   |                   |           |
|                 |                                    | ator A saturatio<br>ator A saturatio                        |                                   |                     |                   |                   |           |
| bit 6           | SATB: ACCB                         | 3 Saturation En   | able bit                          |                     |                   |                   |           |
|                 |                                    | ator B saturatio<br>ator B saturatio                        |                                   |                     |                   |                   |           |
| bit 5           | SATDW: Data                        | a Space Write   | rom DSP Eng                       | ine Saturation      | Enable bit        |                   |           |
|                 |                                    | ce write satura<br>ce write satura                          |                                   |                     |                   |                   |           |
| bit 4           | 1 = 9.31 satu                      | cumulator Satu<br>ration (super s<br>ration (normal         | aturation)                        | elect bit           |                   |                   |           |
| bit 3           | IPL3: CPU In<br>1 = CPU Inter      | terrupt Priority<br>rrupt Priority Le<br>rrupt Priority Le  | Level Status b<br>evel is greater | than 7              |                   |                   |           |
|                 | bit is always r<br>IPL3 bit is cor |   | the IPL[2:0] b                    | oits (SR[7:5]) to   | o form the CPU    | Interrupt Priorit | y Level.  |

### REGISTER 3-2: CORCON: CORE CONTROL REGISTER

#### **REGISTER 3-2:** CORCON: CORE CONTROL REGISTER (CONTINUED)

| bit 2   | <ul> <li>SFA: Stack Frame Active Status bit</li> <li>1 = Stack frame is active; W14 and W15 address 0x0000 to 0xFFFF, regardless of DSRPAG</li> <li>0 = Stack frame is not active; W14 and W15 address the base Data Space</li> </ul> |
|---------|---|
| bit 1   | RND: Rounding Mode Select bit   |
|         | <ul><li>1 = Biased (conventional) rounding is enabled</li><li>0 = Unbiased (convergent) rounding is enabled</li></ul>   |
| bit 0   | IF: Integer or Fractional Multiplier Mode Select bit  |
|         | <ul> <li>1 = Integer mode is enabled for DSP multiply</li> <li>0 = Fractional mode is enabled for DSP multiply</li> </ul>   |
| Note 1: | This bit is always read as '0'.   |

2: The IPL3 bit is concatenated with the IPL[2:0] bits (SR[7:5]) to form the CPU Interrupt Priority Level.

#### **REGISTER 3-3:** CTXTSTAT: CPU W REGISTER CONTEXT STATUS REGISTER

| U-0    | U-0 | U-0 | U-0 | U-0 | R-0    | R-0    | R-0    |
|--------|-----|-----|-----|-----|--------|--------|--------|
| —      |     |     | —   | —   | CCTXI2 | CCTXI1 | CCTXI0 |
| bit 15 |     |     |     |     |        |        | bit 8  |

| U-0   | U-0 | U-0 | U-0 | U-0 | R-0    | R-0    | R-0    |
|-------|-----|-----|-----|-----|--------|--------|--------|
| —     | —   | —   | —   | _   | MCTXI2 | MCTXI1 | MCTXI0 |
| bit 7 |     |     |     |     |        |        | bit 0  |

| Legend:           |                  |                        |                    |
|-------------------|------------------|------------------------|--------------------|
| R = Readable bit  | W = Writable bit | U = Unimplemented bit, | read as '0'        |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared   | x = Bit is unknown |

| bit 15-11 | Unimplemented: Read as '0'   |  |  |  |  |  |  |
|-----------|--|--|--|--|--|--|--|
| bit 10-8  | CCTXI[2:0]: Current (W Register) Context Identifier bits   |  |  |  |  |  |  |
|           | 111 = Reserved   |  |  |  |  |  |  |
|           | <ul> <li>100 = Alternate Working Register Set 4 is currently in use</li> <li>011 = Alternate Working Register Set 3 is currently in use</li> <li>010 = Alternate Working Register Set 2 is currently in use</li> <li>001 = Alternate Working Register Set 1 is currently in use</li> <li>000 = Default register set is currently in use</li> </ul>                                     |  |  |  |  |  |  |
| bit 7-3   | Unimplemented: Read as '0'   |  |  |  |  |  |  |
| bit 2-0   | MCTXI[2:0]: Manual (W Register) Context Identifier bits  |  |  |  |  |  |  |
|           | 111 = Reserved   |  |  |  |  |  |  |
|           | 100 = Alternate Working Register Set 4 was most recently manually selected<br>011 = Alternate Working Register Set 3 was most recently manually selected<br>010 = Alternate Working Register Set 2 was most recently manually selected<br>001 = Alternate Working Register Set 1 was most recently manually selected<br>000 = Default register set was most recently manually selected |  |  |  |  |  |  |

### 3.4.4 ARITHMETIC LOGIC UNIT (ALU)

The dsPIC33CK64MP105 family ALU is 16 bits wide and is capable of addition, subtraction, bit shifts and logic operations. Unless otherwise mentioned, arithmetic operations are two's complement in nature. Depending on the operation, the ALU can affect the values of the Carry (C), Zero (Z), Negative (N), Overflow (OV) and Digit Carry (DC) Status bits in the SR register. The C and DC Status bits operate as Borrow and Digit Borrow bits, respectively, for subtraction operations.

The ALU can perform 8-bit or 16-bit operations, depending on the mode of the instruction that is used. Data for the ALU operation can come from the W register array or data memory, depending on the addressing mode of the instruction. Likewise, output data from the ALU can be written to the W register array or a data memory location.

Refer to the *"16-Bit MCU and DSC Programmer's Reference Manual"* (www.microchip.com/DS70000157) for information on the SR bits affected by each instruction.

The core CPU incorporates hardware support for both multiplication and division. This includes a dedicated hardware multiplier and support hardware for 16-bit divisor division.

### 3.4.4.1 Multiplier

Using the high-speed, 17-bit x 17-bit multiplier, the ALU supports unsigned, signed or mixed-sign operation in several MCU multiplication modes:

- 16-bit x 16-bit signed
- 16-bit x 16-bit unsigned
- 16-bit signed x 5-bit (literal) unsigned
- 16-bit signed x 16-bit unsigned
- 16-bit unsigned x 5-bit (literal) unsigned
- 16-bit unsigned x 16-bit signed
- 8-bit unsigned x 8-bit unsigned

### 3.4.4.2 Divider

The divide block supports 32-bit/16-bit and 16-bit/16-bit signed and unsigned integer divide operations with the following data sizes:

- · 32-bit signed/16-bit signed divide
- 32-bit unsigned/16-bit unsigned divide
- 16-bit signed/16-bit signed divide
- 16-bit unsigned/16-bit unsigned divide

The 16-bit signed and unsigned DIV instructions can specify any W register for both the 16-bit divisor (Wn) and any W register (aligned) pair (W(m + 1):Wm) for the 32-bit dividend. The divide algorithm takes one cycle per bit of divisor, so both 32-bit/16-bit and 16-bit/ 16-bit instructions take the same number of cycles to execute. There are additional instructions: DIV2 and DIVF2. Divide instructions will complete in six cycles.

### 3.4.5 DSP ENGINE

The DSP engine consists of a high-speed 17-bit x 17-bit multiplier, a 40-bit barrel shifter and a 40-bit adder/ subtracter (with two target accumulators, round and saturation logic).

The DSP engine can also perform inherent accumulatorto-accumulator operations that require no additional data. These instructions are, ADD, SUB, NEG, MIN and MAX.

The DSP engine has options selected through bits in the CPU Core Control register (CORCON), as listed below:

- Fractional or integer DSP multiply (IF)
- Signed, unsigned or mixed-sign DSP multiply (USx)
- Conventional or convergent rounding (RND)
- Automatic saturation on/off for ACCA (SATA)
- Automatic saturation on/off for ACCB (SATB)
- Automatic saturation on/off for writes to data memory (SATDW)
- Accumulator Saturation mode selection (ACCSAT)

| <b>TABLE 3-2:</b> | DSP INSTRUCTIONS |
|-------------------|------------------|
|                   | SUMMARY          |

| Instruction | Algebraic<br>Operation  | ACC<br>Write-Back |  |
|-------------|-------------------------|-------------------|--|
| CLR         | A = 0                   | Yes               |  |
| ED          | $A = (x - y)^2$         | No                |  |
| EDAC        | $A = A + (x - y)^2$     | No                |  |
| MAC         | $A = A + (x \bullet y)$ | Yes               |  |
| MAC         | $A = A + x^2$           | No                |  |
| MOVSAC      | No change in A          | Yes               |  |
| MPY         | $A = x \bullet y$       | No                |  |
| MPY         | $A = x^2$               | No                |  |
| MPY.N       | $A = -x \bullet y$      | No                |  |
| MSC         | $A = A - x \bullet y$   | Yes               |  |

### 4.0 MEMORY ORGANIZATION

Note: This data sheet summarizes the features of the dsPIC33CK64MP105 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "dsPIC33E/PIC24E Program Memory" (www.microchip.com/DS70000613) in the "dsPIC33/PIC24 Family Reference Manual".

The dsPIC33CK64MP105 family architecture features separate program and data memory spaces, and buses. This architecture also allows the direct access of program memory from the Data Space (DS) during code execution.

### 4.1 Program Address Space

The program address memory space of the dsPIC33CK64MP105 family devices is 4M instructions. The space is addressable by a 24-bit value derived either from the 23-bit PC during program execution, or from table operation or Data Space remapping, as described in Section 4.4.5 "Interfacing Program and Data Memory Spaces".

User application access to the program memory space is restricted to the lower half of the address range (0x000000 to 0x7FFFFF). The exception is the use of TBLRD operations, which use TBLPAG[7] to permit access to calibration data and Device ID sections of the configuration memory space.

The program memory maps for dsPIC33CK64MP105 devices are shown in Figure 4-1 through Figure 4-3.



FIGURE 4-1: PROGRAM MEMORY MAP FOR dsPIC33CK32MP10X DEVICES<sup>(1)</sup>

3: Calibration data area includes UDID and ICSP<sup>™</sup> Write Inhibit registers locations.

# FIGURE 4-2: CODE MEMORY MAP FOR dsPIC33CK64MP10X DEVICES<sup>(1)</sup>



# FIGURE 4-3: CODE MEMORY MAP FOR dsPIC33CK32MP10X DEVICES<sup>(1)</sup>



### 4.1.1 PROGRAM MEMORY ORGANIZATION

The program memory space is organized in wordaddressable blocks. Although it is treated as 24 bits wide, it is more appropriate to think of each address of the program memory as a lower and upper word, with the upper byte of the upper word being unimplemented. The lower word always has an even address, while the upper word has an odd address (Figure 4-4).

Program memory addresses are always word-aligned on the lower word, and addresses are incremented or decremented, by two, during code execution. This arrangement provides compatibility with data memory space addressing and makes data in the program memory space accessible.

### 4.1.2 INTERRUPT AND TRAP VECTORS

All dsPIC33CK64MP105 family devices reserve the addresses between 0x000000 and 0x000200 for hard-coded program execution vectors. A hardware Reset vector is provided to redirect code execution from the default value of the PC on device Reset to the actual start of code. A GOTO instruction is programmed by the user application at address, 0x000000, of Flash memory, with the actual address for the start of code at address, 0x000002, of Flash memory.

A more detailed discussion of the Interrupt Vector Tables (IVTs) is provided in **Section 7.0 "Interrupt Controller**".



#### FIGURE 4-4: PROGRAM MEMORY ORGANIZATION

### 4.1.3 UNIQUE DEVICE IDENTIFIER (UDID)

All dsPIC33CK64MP105 family devices are individually encoded during final manufacturing with a Unique Device Identifier or UDID. The UDID cannot be erased by a bulk erase command or any other user-accessible means. This feature allows for manufacturing traceability of Microchip Technology devices in applications where this is a requirement. It may also be used by the application manufacturer for any number of things that may require unique identification, such as:

- Tracking the device
- · Unique serial number
- · Unique security key

The UDID comprises five 24-bit program words. When taken together, these fields form a unique 120-bit identifier.

The UDID is stored in five read-only locations, located between 0x801200 and 0x801208 in the device configuration space. Table 4-1 lists the addresses of the identifier words and shows their contents

| UDID  | Address  | Description |
|-------|----------|-------------|
| UDID1 | 0x801200 | UDID Word 1 |
| UDID2 | 0x801202 | UDID Word 2 |
| UDID3 | 0x801204 | UDID Word 3 |
| UDID4 | 0x801206 | UDID Word 4 |
| UDID5 | 0x801208 | UDID Word 5 |

### 4.2 Data Address Space

The dsPIC33CK64MP105 family CPU has a separate 16-bit wide data memory space. The Data Space is accessed using separate Address Generation Units (AGUs) for read and write operations. The data memory map is shown in Figure 4-5.

All Effective Addresses (EAs) in the data memory space are 16 bits wide and point to bytes within the Data Space. This arrangement gives a base Data Space address range of 64 Kbytes or 32K words.

The lower half of the data memory space (i.e., when EA[15] = 0) is used for implemented memory addresses, while the upper half (EA[15] = 1) is reserved for the Program Space Visibility (PSV).

The dsPIC33CK64MP105 family devices implement up to 16 Kbytes of data memory. If an EA points to a location outside of this area, an all-zero word or byte is returned.

### 4.2.1 DATA SPACE WIDTH

The data memory space is organized in byteaddressable, 16-bit wide blocks. Data is aligned in data memory and registers as 16-bit words, but all Data Space EAs resolve to bytes. The Least Significant Bytes (LSBs) of each word have even addresses, while the Most Significant Bytes (MSBs) have odd addresses.

### 4.2.2 DATA MEMORY ORGANIZATION AND ALIGNMENT

To maintain backward compatibility with PIC<sup>®</sup> MCU devices and improve Data Space memory usage efficiency, the dsPIC33CK64MP105 family instruction set supports both word and byte operations. As a consequence of byte accessibility, all Effective Address calculations are internally scaled to step through word-aligned memory. For example, the core recognizes that Post-Modified Register Indirect Addressing mode [Ws++] results in a value of Ws + 1 for byte operations and Ws + 2 for word operations.

A data byte read, reads the complete word that contains the byte, using the LSb of any EA to determine which byte to select. The selected byte is placed onto the LSB of the data path. That is, data memory and registers are organized as two parallel, byte-wide entities with shared (word) address decode, but separate write lines. Data byte writes only write to the corresponding side of the array or register that matches the byte address.

All word accesses must be aligned to an even address. Misaligned word data fetches are not supported, so care must be taken when mixing byte and word operations, or translating from 8-bit MCU code. If a misaligned read or write is attempted, an address error trap is generated. If the error occurred on a read, the instruction underway is completed. If the error occurred on a write, the instruction is executed but the write does not occur. In either case, a trap is then executed, allowing the system and/or user application to examine the machine state prior to execution of the address Fault.

All byte loads into any W register are loaded into the LSB; the MSB is not modified.

A Sign-Extend (SE) instruction is provided to allow user applications to translate 8-bit signed data to 16-bit signed values. Alternatively, for 16-bit unsigned data, user applications can clear the MSB of any W register by executing a Zero-Extend (ZE) instruction on the appropriate address.
#### 4.2.3 SFR SPACE

The first 4 Kbytes of the Near Data Space, from 0x0000 to 0x0FFF, is primarily occupied by Special Function Registers (SFRs). These are used by the dsPIC33CK64MP105 family core and peripheral modules for controlling the operation of the device.

SFRs are distributed among the modules that they control and are generally grouped together by module. Much of the SFR space contains unused addresses; these are read as '0'.

**Note:** The actual set of peripheral features and interrupts varies by the device. Refer to the corresponding device tables and pinout diagrams for device-specific information.

## 4.2.4 NEAR DATA SPACE

The 8-Kbyte area, between 0x0000 and 0x1FFF, is referred to as the Near Data Space. Locations in this space are directly addressable through a 13-bit absolute address field within all memory direct instructions. Additionally, the whole Data Space is addressable using MOV instructions, which support Memory Direct Addressing mode with a 16-bit address field, or by using Indirect Addressing mode using a Working register as an Address Pointer.



## FIGURE 4-5: DATA MEMORY MAP FOR dsPIC33CK64MPX0X AND dsPIC33CK32MPX0X DEVICES

# 4.2.5 X AND Y DATA SPACES

The dsPIC33CK64MP105 family core has two Data Spaces: X and Y. These Data Spaces can be considered either separate (for some DSP instructions) or as one unified linear address range (for MCU instructions). The Data Spaces are accessed using two Address Generation Units (AGUs) and separate data paths. This feature allows certain instructions to concurrently fetch two words from RAM, thereby enabling efficient execution of DSP algorithms, such as Finite Impulse Response (FIR) filtering and Fast Fourier Transform (FFT).

The X Data Space is used by all instructions and supports all addressing modes. X Data Space has separate read and write data buses. The X read data bus is the read data path for all instructions that view Data Space as combined X and Y address space. It is also the X data prefetch path for the dual operand DSP instructions (MAC class).

The Y Data Space is used in concert with the X Data Space by the MAC class of instructions (CLR, ED, EDAC, MAC, MOVSAC, MPY, MPY.N and MSC) to provide two concurrent data read paths.

Both the X and Y Data Spaces support Modulo Addressing mode for all instructions, subject to addressing mode restrictions. Bit-Reversed Addressing mode is only supported for writes to X Data Space.

All data memory writes, including in DSP instructions, view Data Space as combined X and Y address space. The boundary between the X and Y Data Spaces is device-dependent and is not user-programmable.

# 4.2.6 DATA MEMORY TEST (BIST)

The dsPIC33CK64MP105 family features a data memory Built-In Self-Test (BIST) that has the option to be run at start-up or run time. The memory test checks that all memory locations are functional and provides a pass/fail status of the RAM that can be used by software to take action if needed. If a failure is reported, the specific location(s) are not identified.

The MBISTCON register (Register 4-1) contains control and status bits for BIST operation. The MBISTDONE bit (MBISTCON[7]) indicates if a BIST was run since the last Reset and the MBISTSTAT bit (MBISTCON[4]) provides the pass/fail result.

# 4.2.6.1 BIST at Start-up

The BIST can be configured to automatically run on a POR-type Reset, as shown in Figure 4-6. By default, when BISTDIS (FPOR[6]) = 1, the BIST is disabled and will not be part of device start-up. If the BISTDIS bit is cleared during device programming, the BIST will run after all Configuration registers have been loaded and before code execution begins. BIST will always run on FRC+PLL with PLL settings resulting in a 125 MHz clock rate.

## FIGURE 4-6: BIST FLOWCHART



# 4.2.6.2 BIST at Run Time

A BIST test can be requested to run on subsequent device Resets at any time.

A BIST will corrupt all of the RAM contents, including the Stack Pointer, and requires a subsequent Reset. The system should be prepared for a Reset before a BIST is performed. The BIST is invoked by setting the MBISTEN bit (MBISTCON[0]) and executing a Reset. The MBISTCON register is protected against accidental writes and requires an unlock sequence prior to writing. Only one bit can be set per unlock sequence. The procedure for a run-time BIST is as follows:

- 1. Execute the unlock sequence by consecutively writing 0x55 and 0xAA to the NVMKEY register.
- 2. Write 0x0001 to the MBISTCON SFR.
- 3. Execute a software RESET command.
- 4. Verify a Software Reset has occurred by reading SWR (RCON[6]) (optional).
- 5. Verify that the MBISTDONE bit is set.
- 6. Take action depending on test result indicated by MBISTSTAT.

# 4.2.6.3 Fault Simulation

A mechanism is available to simulate a BIST failure to allow testing of Fault handling software. When the FLTINJ bit is set during a run-time BIST, the MBISTSTAT bit will be set regardless of the test result. The procedure for a BIST Fault simulation is as follows:

- 1. Execute the unlock sequence by consecutively writing 0x55 and 0xAA to the NVMKEY register.
- 2. Set the MBISTEN bit (MBISTCON[0]).
- 3. Execute 2nd unlock sequence by consecutively writing 0x55 and 0xAA to the NVMKEY register.
- 4. Set the FLTINJ bit (MBISTCON[8]).
- 5. Execute a software RESET command.
- 6. Verify the MBISTDONE, MBSITSTAT and FLTINJ bits are all set.

# **REGISTER 4-1: MBISTCON: MBIST CONTROL REGISTER**

| U-0                     | U-0  | U-0               | U-0                       | U-0           | U-0             | U-0         | R/W-0 <sup>(1)</sup> |  |  |  |  |  |
|-------------------------|--|-------------------|---------------------------|---------------|-----------------|-------------|----------------------|--|--|--|--|--|
| _                       | _  | _                 |                           |               |                 | _           | FLTINJ               |  |  |  |  |  |
| bit 15                  |  | l                 |                           |               |                 |             | bit 8                |  |  |  |  |  |
|                         |  |                   |                           |               |                 |             |                      |  |  |  |  |  |
| R/W/HS-0 <sup>(1)</sup> | U-0  |                   |                           |               |                 |             |                      |  |  |  |  |  |
| MBISTDONE               |  | MBISTSTAT MBISTE  |                           |               |                 |             |                      |  |  |  |  |  |
| bit 7                   | bit C  |                   |                           |               |                 |             |                      |  |  |  |  |  |
| Logondy                 |  | HS = Hardware     | - Sottable bit            | UC - Hordy    | vare Clearable  | hit         |                      |  |  |  |  |  |
| Legend:<br>R = Readable | L:4  |                   |                           |               |                 |             |                      |  |  |  |  |  |
|                         |  | W = Writable b    | iit.                      |               | emented bit, re |             |                      |  |  |  |  |  |
| -n = Value at F         | at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown  |                   |                           |               |                 |             |                      |  |  |  |  |  |
| bit 15-9                | Unimplemen   | ted: Read as '0   | 3                         |               |                 |             |                      |  |  |  |  |  |
| bit 8                   | •  | ST Fault Inject C |                           |               |                 |             |                      |  |  |  |  |  |
| bit 0                   |  | ST test will com  |                           | MBISTSTAT =   | = 1_simulating  | an SRAM tes | st failure           |  |  |  |  |  |
|                         |  | ST test will exec |                           |               | 1, onnaidting   |             |                      |  |  |  |  |  |
| bit 7                   | MBISTDONE  | : MBIST Done S    | Status bit <sup>(1)</sup> |               |                 |             |                      |  |  |  |  |  |
|                         |  | T operation has   |                           |               |                 |             |                      |  |  |  |  |  |
|                         | 0 = No MBIS  | T operation has   | occurred on th            | e last Reset  | sequence        |             |                      |  |  |  |  |  |
| bit 6-5                 | Unimplemen   | ted: Read as '0   | ,                         |               |                 |             |                      |  |  |  |  |  |
| bit 4                   | MBISTSTAT:   | MBIST Status b    | it                        |               |                 |             |                      |  |  |  |  |  |
|                         | 1 = The last l   |                   |                           |               |                 |             |                      |  |  |  |  |  |
|                         |  | MBIST passed;     | •                         | y not have be | en tested       |             |                      |  |  |  |  |  |
| bit 3-1                 | -  | ted: Read as '0   |                           |               |                 |             |                      |  |  |  |  |  |
| bit 0                   | MBISTEN: MBIST Enable bit <sup>(2)</sup>   |                   |                           |               |                 |             |                      |  |  |  |  |  |
|                         | <ul> <li>1 = MBIST test is armed; an MBIST test will execute at the next device Reset</li> <li>0 = MBIST test is disarmed</li> </ul> |                   |                           |               |                 |             |                      |  |  |  |  |  |
|                         | rocote only on   | a true POR Reg    | aat                       |               |                 |             |                      |  |  |  |  |  |

Note 1: HW resets only on a true POR Reset.

2: This bit will self-clear when the MBIST test is complete.

# 4.3 Memory Resources

Many useful resources are provided on the main product page of the Microchip website for the devices listed in this data sheet. This product page contains the latest updates and additional information.

#### 4.3.1 KEY RESOURCES

- "dsPIC33E/PIC24E Program Memory" (www.microchip.com/DS70000613) in the "dsPIC33/PIC24 Family Reference Manual"
- Code Samples
- Application Notes

- Software Libraries
- Webinars
- All Related "dsPIC33/PIC24 Family Reference Manual" Sections
- Development Tools

# 4.4 SFR Maps

The following tables show the dsPIC33CK64MP105 family SFR names, addresses and Reset values. These tables contain all registers applicable to the dsPIC33CK64MP105 family. Not all registers are present on all device variants. Refer to Table 1 and Table 2 for peripheral availability. Table 8-1 details port availability for the different package options.

| Register | Address | All Resets                              | Register   | Address | All Resets                              | Register | Address | All Resets                              |
|----------|---------|---|------------|---------|---|----------|---------|---|
| Core     |         |   | XMODSRT    | 048     | ****************                        | CRC      |         |   |
| WREG0    | 000     | 000000000000000000                      | XMODEND    | 04A     | *******                                 | CRCCONL  | 0B0     | 000000010000                            |
| WREG1    | 002     | 000000000000000000                      | YMODSRT    | 04C     | ****************                        | CRCCONH  | 0B2     | 0000000000                              |
| WREG2    | 004     | 000000000000000000                      | YMODEND    | 04E     | *******                                 | CRCXORL  | 0B4     | 0000000000000000-                       |
| WREG3    | 006     | 000000000000000000                      | XBREV      | 050     | *****                                   | CRCXORH  | 0B6     | 00000000000000000                       |
| WREG4    | 008     | 000000000000000000                      | DISICNT    | 052     | -xxxxxxxxx00                            | CRCDATL  | 0B8     | 000000000000000000                      |
| WREG5    | 00A     | 000000000000000000                      | TBLPAG     | 054     | 00000000                                | CRCDATH  | 0BA     | 000000000000000000                      |
| WREG6    | 00C     | 0000000000000000000                     | YPAG       | 056     | 00000001                                | CRCWDATL | 0BC     | 000000000000000000                      |
| WREG7    | 00E     | 00000000000000000                       | MSTRPR     | 058     | 000                                     | CRCWDATH | 0BE     | 000000000000000000                      |
| WREG8    | 010     | 0000000000000000000                     | CTXTSTAT   | 05A     | 000000                                  | CLC      |         |   |
| WREG9    | 012     | 000000000000000000000000000000000000000 | DMTCON     | 05C     |   | CLC1CONL | 0C0     | 0-00000000                              |
| WREG10   | 014     | 00000000000000000                       | DMTPRECLR  | 060     | xxxxxxxx                                | CLC1CONH | 0C2     | 0000                                    |
| WREG11   | 016     | 00000000000000000                       | DMTCLR     | 064     | xxxxxxxx                                | CLC1SEL  | 0C4     | 0000-000-000-000                        |
| WREG12   | 018     | 0000000000000000000                     | DMTSTAT    | 068     | xxxx                                    | CLC1GLSL | 0C8     | 000000000000000000                      |
| WREG13   | 01A     | 00000000000000000                       | DMTCNTL    | 06C     | *****                                   | CLC1GLSH | 0CA     | 000000000000000000                      |
| WREG14   | 01C     | 0000000000000000000                     | DMTCNTH    | 06E     | *****                                   | CLC2CONL | 000     | 0-00000000                              |
| WREG15   | 01E     | 0001000000000000                        | DMTHOLDREG | 070     | *****                                   | CLC2CONH | 0CE     | 0000                                    |
| SPLIM    | 020     | *****                                   | DMTPSCNTL  | 074     | *****                                   | CLC2SELL | 0D0     | 0000-000-000-000                        |
| ACCAL    | 022     | *****                                   | DMTPSCNTH  | 076     | *****                                   | CLC2GLSL | 0D4     | 000000000000000000000000000000000000000 |
| ACCAH    | 024     | *****                                   | DMTPSINTVL | 078     | *****                                   | CLC2GLSH | 0D6     | 000000000000000000000000000000000000000 |
| ACCAU    | 026     | *****                                   | DMTPSINTVH | 07A     | *****                                   | CLC3CONL | 0D8     | 0-00000000                              |
| ACCBL    | 028     | *****                                   | SENT       |         |   | CLC3CONH | 0DA     | 0000                                    |
| ACCBH    | 02A     | *****                                   | SENT1CON1  | 080     | 0-000000-0-000                          | CLC3SELL | 0DC     | 0000-000-000-000                        |
| ACCBU    | 02C     | *****                                   | SENT1CON2  | 084     | 00000000000000000                       | CLC3GLSL | 0E0     | 000000000000000000                      |
| PCL      | 02E     | 00000000000000000                       | SENT1CON3  | 088     | 00000000000000000                       | CLC3GLSH | 0E2     | 000000000000000000000000000000000000000 |
| PCH      | 030     | 00000000                                | SENT1STAT  | 08C     | 00000000                                | CLC4CONL | 0E4     | 0-00000000                              |
| DSRPAG   | 032     | 0000000001                              | SENT1SYNC  | 090     | 00000000000000000                       | CLC4CONH | 0E6     | 0000                                    |
| DSWPAG   | 034     | 000000001                               | SENT1DATL  | 094     | 00000000000000000                       | CLC4SELL | 0E8     | 0000-000-000-000                        |
| RCOUNT   | 036     | *****                                   | SENT1DATH  | 096     | 00000000000000000                       | CLC4GLSL | 0EC     | 000000000000000000000000000000000000000 |
| DCOUNT   | 038     | *****                                   | SENT2CON1  | 098     | 0-000000-0-000                          | CLC4GLSH | 0EE     | 000000000000000000000000000000000000000 |
| DOSTARTL | 03A     | ******************                      | SENT2CON2  | 09C     | 00000000000000000                       | ECC      |         |   |
| DOSTARTH | 03C     | xxxxxxx                                 | SENT2CON3  | 0A0     | 00000000000000000                       | ECCCONL  | 0F0     | 0                                       |
| DOENDL   | 03E     | ******************                      | SENT2STAT  | 0A4     | 00000000                                | ECCCONH  | 0F2     | 000000000000000000000000000000000000000 |
| DOENDH   | 040     | xxxxxxx                                 | SENT2SYNC  | 0A8     | 00000000000000000                       | ECCADDRL | 0F4     | 000000000000000000                      |
| SR       | 042     | 000000000000000000                      | SENT2DATL  | 0AC     | 00000000000000000                       | ECCADDRH | 0F6     | 0000000000000000000                     |
| CORCON   | 044     | xx000000100000                          | SENT2DATH  | 0AE     | 000000000000000000000000000000000000000 | ECCSTATL | 0F8     | 000000000000000000000000000000000000000 |
| MODCON   | 046     | 00000000000000                          |            |         |   | ECCSTATH | 0FA     | 0000000000                              |

#### TABLE 4-2: SFR BLOCK 000h

| Register | Address | All Resets                              | Register             | Address | All Resets                              | Register             | Address | All Resets                              |
|----------|---------|---|----------------------|---------|---|----------------------|---------|---|
| Timers   |         |   | INT1TMRH             | 15E     | 000000000000000000                      | POS2HLD              | 186     | 000000000000000000000000000000000000000 |
| T1CON    | 100     | 0000000-00-00-                          | INT1HLDL             | 160     | 000000000000000000                      | VEL2CNT              | 188     | 000000000000000000000000000000000000000 |
| TMR1     | 104     | 000000000000000000                      | INT1HLDH             | 162     | 000000000000000000                      | VEL2CNTH             | 18A     | 000000000000000000000000000000000000000 |
| PR1      | 108     | 000000000000000000                      | INDX1CNTL            | 164     | 000000000000000000                      | VEL2HLD              | 18E     | 000000000000000000000000000000000000000 |
| QEI      |         |   | INDX1CNTH            | 166     | 000000000000000000                      | INT2TMRL             | 190     | 000000000000000000000000000000000000000 |
| QEI1CON  | 140     | 000000-0000000                          | INDX1HLD             | 16A     | 000000000000000000                      | INT2TMRH             | 192     | 000000000000000000000000000000000000000 |
| QEI1IOC  | 144     | 0000000000000xxxx                       | QEI1GECL/<br>QEI1ICL | 16C     | 000000000000000000000000000000000000000 | INT2HLDL             | 194     | 000000000000000000000000000000000000000 |
| QEI1IOCH | 146     | 0                                       | QEI1GECH/<br>QEI1ICH | 16E     | 000000000000000000000000000000000000000 | INT2HLDH             | 196     | 000000000000000000000000000000000000000 |
| QEI1STAT | 148     | 000000000000000                         | <b>QEI1LECL</b>      | 170     | 000000000000000000                      | INDX2CNTL            | 198     | 000000000000000000000000000000000000000 |
| POS1CNTL | 14C     | 000000000000000000                      | QEI1LECH             | 172     | 000000000000000000                      | INDX2CNTH            | 19A     | 000000000000000000000000000000000000000 |
| POS1CNTH | 14E     | 000000000000000000                      | QEI2CON              | 174     | 000000-0000000                          | INDX2HLD             | 19E     | 000000000000000000000000000000000000000 |
| POS1HLD  | 152     | 000000000000000000000000000000000000000 | QEI2IOC              | 178     | 000000000000xxxx                        | QEI2GECL/<br>QEI2ICL | 1A0     | 000000000000000000000000000000000000000 |
| VEL1CNT  | 154     | 000000000000000000000000000000000000000 | QEI2IOCH             | 17A     | 0                                       | QEI2GECH/<br>QEI2ICH | 1A2     | 000000000000000000000000000000000000000 |
| VEL1CNTH | 156     | 000000000000000000                      | QEI2STAT             | 17C     | 000000000000000                         | QEI2LECL             | 1A4     | 000000000000000000000000000000000000000 |
| VEL1HLD  | 15A     | 000000000000000000                      | POS2CNTL             | 180     | 00000000000000000                       | QEI2LECH             | 1A6     | 000000000000000000000000000000000000000 |
| INT1TMRL | 15C     | 000000000000000000000000000000000000000 | POS2CNTH             | 182     | 000000000000000000                      |                      | •       | -                                       |

# TABLE 4-3:SFR BLOCK 100h

| Register A    | Address | All Resets                              | Register         | Address | All Resets                              | Register         | Address | All Resets                              |
|---------------|---------|---|------------------|---------|---|------------------|---------|---|
| I2C1 and I2C2 |         |   | U1SCCON          | 258     | 00000-                                  | SPI1IMSKH        | 2C2     | 0000000-000000                          |
| I2C1CONL      | 200     | 01000000000000                          | U1SCINT          | 25A     | 00-00000-000                            | SPI1URDTL        | 2C4     | 000000000000000000000000000000000000000 |
| I2C1CONH      | 202     | 0000000                                 | U1INT            | 25C     | 000                                     | SPI1URDTH        | 2C6     | 000000000000000000000000000000000000000 |
| I2C1STAT      | 204     | 0000000000000                           | U2MODE           | 260     | 000-0000000000                          | SPI2CON1L        | 2C8     | 0000000000000000000000000000000000000   |
| I2C1ADD       | 208     | 0000000000                              | U2MODEH          | 262     | 0000000000000                           | SPI2CON1H        | 2CA     | 000000000000000000000000000000000000000 |
| I2C1MSK       | 20C     | 0000000000                              | U2STA            | 264     | 00000001000000                          | SPI2CON2L        | 2CC     | 00000                                   |
| I2C1BRG       | 210     | 000000000000000000000000000000000000000 | U2STAH           | 266     | 0000-00000101110                        | SPI2CON2H        | 2CE     |   |
| I2C1TRN       | 214     | 111111111                               | U2BRG            | 268     | 000000000000000000000000000000000000000 | SPI2STATL        | 2D0     | 000001-1-00                             |
| I2C1RCV       | 218     | 00000000                                | U2BRGH           | 26A     | 0000                                    | SPI2STATH        | 2D2     | 000000000000                            |
| I2C2CONL      | 21C     | 01000000000000                          | U2RXREG          | 26C     | xxxxxxxx                                | SPI2BUFL         | 2D4     | 000000000000000000000000000000000000000 |
| I2C2CONH      | 21E     | 0000000                                 | U2TXREG          | 270     | xxxxxxxx                                | SPI2BUFH         | 2D6     | 000000000000000000000000000000000000000 |
| I2C2STAT      | 220     | 00000000000000                          | U2P1             | 274     | 000000000                               | SPI2BRGL         | 2D8     | xxxxxxxxxxxxx                           |
| I2C2ADD       | 224     | 0000000000                              | U2P2             | 276     | 000000000                               | SPI2BRGH         | 2DA     |   |
| I2C2MSK       | 228     | 0000000000                              | U2P3             | 278     | 000000000000000000000000000000000000000 | SPI2IMSKL        | 2DC     | 000000-0-00                             |
| I2C2BRG       | 22C     | 000000000000000000000000000000000000000 | U2P3H            | 27A     | 00000000                                | SPI2IMSKH        | 2DE     | 0000000-000000                          |
| I2C2TRN       | 230     | 111111111                               | U2TXCHK          | 27C     | 00000000                                | SPI2URDTL        | 2E0     | 000000000000000000000000000000000000000 |
| I2C2RCV       | 234     | 00000000                                | U2RXCHK          | 27E     | 00000000                                | SPI2URDTH        | 2E2     | 000000000000000000000000000000000000000 |
| UART1 and UA  | RT2     |   | U2SCCON          | 280     | 00000-                                  | SPI3CON1L        | 2E4     | 0000000000000000000000000000000000000   |
| U1MODE        | 238     | 000-000000000                           | U2SCINT          | 282     | 00-00000-000                            | SPI3CON1H        | 2E6     | 000000000000000000000000000000000000000 |
| U1MODEH       | 23A     | 0000000000000                           | U2INT            | 284     | 000                                     | SPI3CON2L        | 2E8     | 00000                                   |
| U1STA         | 23C     | 00000001000000                          | SPI              |         |   | SPI3CON2H        | 2EA     |   |
| U1STAH        | 23E     | 0000-00000101110                        | SPI1CON1L        | 2AC     | 000000000000000                         | SPI3STATL        | 2EC     | 000001-1-00                             |
| U1BRG         | 240     | 000000000000000000                      | SPI1CON1H        | 2AE     | 000000000000000000000000000000000000000 | SPI3STATH        | 2EE     | 000000000000                            |
| U1BRGH        | 242     | 0000                                    | SPI1CON2L        | 2B0     | 00000                                   | SPI3BUFL         | 2F0     | 000000000000000000000000000000000000000 |
| U1RXREG       | 244     | xxxxxxxx                                | SPI1CON2H        | 2B2     |   | SPI3BUFH         | 2F2     | 000000000000000000000000000000000000000 |
| U1TXREG       | 248     | xxxxxxxx                                | SPI1STATL        | 2B4     | 000001-1-00                             | SPI3BRGL         | 2F4     | xxxxxxxxxxxxxx                          |
| U1P1          | 24C     | 000000000                               | SPI1STATH        | 2B6     | 000000000000                            | SPI3BRGH         | 2F6     |   |
| U1P2          | 24E     | 000000000                               | SPI1BUFL         | 2B8     | 000000000000000000000000000000000000000 | SPI3IMSKL        | 2F8     | 000000-0-00                             |
| U1P3          | 250     | 000000000000000000000000000000000000000 | SPI1BUFH         | 2BA     | 000000000000000000000000000000000000000 | SPI3IMSKH        | 2FA     | 0000000-000000                          |
| U1P3H         | 252     | 00000000                                | SPI1BRGL         | 2BC     | xxxxxxxxxxxxxx                          | <b>SPI3URDTL</b> | 2FC     | 000000000000000000000000000000000000000 |
| U1TXCHK       | 254     | 00000000                                | SPI1BRGH         | 2BE     |   | SPI3URDTH        | 2F3     | 000000000000000000000000000000000000000 |
| U1RXCHK       | 256     | 00000000                                | <b>SPI1IMSKL</b> | 2C0     | 000000-0-00                             |                  | •       |   |

# TABLE 4-4: SFR BLOCK 200h

| Register               | Address    | All Resets                              | Register             | Address    | All Resets                              | Register               | Address    | All Resets                              |
|------------------------|------------|---|----------------------|------------|---|------------------------|------------|---|
| High-Speed I           | PWM        |   | PG1TRIGB             | 356        | 000000000000000000                      | PG3FFPCIH              | 3AE        | 0000-00000000000                        |
| PCLKCON                | 300        | 0000000                                 | PG1TRIGC             | 358        | 000000000000000000                      | PG3SPCIL               | 3B0        | 000000000000000000000000000000000000000 |
| FSCL                   | 302        | 000000000000000000000000000000000000000 | PG1DTL               | 35A        | 0000000000000000                        | PG3SPCIH               | 3B2        | 0000-00000000000                        |
| FSMINPER               | 304        | 000000000000000000000000000000000000000 | PG1DTH               | 35C        | 0000000000000000                        | PG3LEBL                | 3B4        | 000000000000000000000000000000000000000 |
| MPHASE                 | 306        | 000000000000000000000000000000000000000 | PG1CAP               | 35E        | 000000000000000000000000000000000000000 | PG3LEBH                | 3B6        | 0000000                                 |
| MDC                    | 308        | 000000000000000000000000000000000000000 | PG2CONL              | 360        | 000000000                               | PG3PHASE               | 3B8        | 000000000000000000000000000000000000000 |
| MPER                   | 30A        | 000000000000000000000000000000000000000 | PG2CONH              | 362        | 000-0000000000                          | PG3DC                  | 3BA        | 000000000000000000000000000000000000000 |
| LFSR                   | 30C        | 000000000000000000000000000000000000000 | PG2STAT              | 364        | 000000000000000000000000000000000000000 | PG3DCA                 | 3BC        | 00000000                                |
| CMBTRIGL               | 30E        | 00000000                                | PG2IOCONL            | 366        | 000000000000000000000000000000000000000 | PG3PER                 | 3BE        | 000000000000000000000000000000000000000 |
| CMBTRIGH               | 310        | 00000000                                | PG2IOCONH            | 368        | 00000000000                             | PG3TRIGA               | 3C0        | 000000000000000000000000000000000000000 |
| LOGCONA                | 312        | 000000000000-000                        | PG2EVTL              | 36A        | 000000000000                            | PG3TRIGB               | 3C2        | 000000000000000000000000000000000000000 |
| LOGCONB                | 314        | 000000000000-000                        | PG2EVTH              | 36C        | 00000000000000                          | PG3TRIGC               | 3C4        | 000000000000000000000000000000000000000 |
| LOGCONC                | 316        | 000000000000-000                        | PG2FPCIL             | 36E        | 000000000000000000000000000000000000000 | PG3DTL                 | 3C6        | 000000000000000                         |
| LOGCOND                | 318        | 000000000000-000                        | PG2FPCIH             | 370        | 0000-00000000000                        | PG3DTH                 | 3C8        | 0000000000000000                        |
| LOGCONE                | 31A        | 000000000000000000000000000000000000000 | PG2CLPCIL            | 372        | 000000000000000000000000000000000000000 | PG3CAP                 | 3CA        | 000000000000000000000000000000000000000 |
| LOGCONF                | 31C        | 000000000000000000000000000000000000000 | PG2CLPCIH            | 374        | 0000-00000000000                        | PG4CONL                | 3CC        | 000000000                               |
| PWMEVTA                | 31E        | 00000000-000                            | PG2FFPCIL            | 376        | 000000000000000000000000000000000000000 | PG4CONH                | 3CE        | 000-0000000000                          |
| PWMEVTB                | 320        | 00000000-000                            | PG2FFPCIH            | 378        | 0000-0000000000000000000000000000000000 | PG4STAT                | 3D0        | 000000000000000000000000000000000000000 |
| PWMEVTC                | 322        | 00000000-000                            | PG2SPCIL             | 37A        | 000000000000000000000000000000000000000 | PG4IOCONL              | 3D2        | 000000000000000000000000000000000000000 |
| PWMEVTD                | 324        | 00000000-000                            | PG2SPCIH             | 37C        | 0000-0000000000000000000000000000000000 | PG4IOCONH              | 3D4        | 00000000000                             |
| PWMEVTE                | 326        | 00000000-000                            | PG2LEBL              | 376<br>37E | 000000000000000000000000000000000000000 | PG4EVTL                | 3D6        | 000000000000                            |
| PWMEVTE                | 328        | 00000000-000                            | PG2LEBH              | 380        | 0000000                                 | PG4EVTH                | 3D8        | 00000000000000                          |
| PG1CONL                | 320<br>32A | 000000000                               | PG2PHASE             | 382        | 000000000000000000000000000000000000000 | PG4FPCIL               | 3DA        | 000000000000000000000000000000000000000 |
| PG1CONH                | 32A        | 000-0000000000                          | PG2DC                | 384        | 000000000000000000000000000000000000000 | PG4FPCIH               | 3DC        | 0000-00000000000                        |
| PG1STAT                | 32C<br>32E | 000000000000000000000000000000000000000 | PG2DC<br>PG2DCA      | 386        | 000000000                               | PG4CLPCIL              | 3DC<br>3DE | 000000000000000000000000000000000000000 |
| PG1IOCONL              | 330        | 000000000000000000000000000000000000000 | PG2DCA<br>PG2PER     | 388        | 000000000000000000000000000000000000000 | PG4CLPCIL<br>PG4CLPCIH | 3E0        | 0000-0000000000000000000000000000000000 |
| PG1IOCONH              | 332        | 00000000000                             | PG2TRIGA             | 38A        | 000000000000000000000000000000000000000 | PG4FFPCIL              | 3E0        |   |
| PG1EVTL                | 334        |   | PG2TRIGA<br>PG2TRIGB | 38C        |   | PG4FFPCIL<br>PG4FFPCIH | 3E2<br>3E4 | 000000000000000000000000000000000000000 |
| PGIEVIL                | 336        | 000000000000                            | PG2TRIGB<br>PG2TRIGC | 38E        | 000000000000000000000000000000000000000 | PG4PPPCIN<br>PG4SPCIL  | 3E4<br>3E6 | 0000-00000000000                        |
| PG1EV1H                | 338        | 00000000000000                          | PG2TRIGC<br>PG2DTL   | 390        | 000000000000000000000000000000000000000 |                        | 3E8        | 000000000000000000000000000000000000000 |
| PG1FPCIL               | 33A        | 000000000000000000000000000000000000000 | PG2DTL<br>PG2DTH     | 390        | 000000000000000                         | PG4SPCIH<br>PG4LEBL    | 3E8<br>3EA | 0000-00000000000                        |
| PG1CLPCIL              | 33C        | 0000-00000000000                        | PG2DTH<br>PG2CAP     | 392        | 000000000000000                         | PG4LEBL<br>PG4LEBH     | 3EA<br>3EC | 000000000000000000000000000000000000000 |
| PG1CLPCIL              | 33C<br>33E | 000000000000000000000000000000000000000 | PG2CAP<br>PG3CONL    | 394        | 000000000000000000000000000000000000000 | PG4PHASE               | 3EC<br>3EE | 0000000                                 |
| PG1FFPCIL              | 340        | 0000-00000000000                        | PG3CONE              | 398        |   | PG4PTIA3L<br>PG4DC     | 3F0        |   |
| PG1FFPCIL<br>PG1FFPCIH | 340        | 000000000000000000000000000000000000000 | PG3CONH              | 398<br>39A | 000-0000000000                          | PG4DC<br>PG4DCA        | 3F0<br>3F2 | 000000000000000000000000000000000000000 |
|                        |            | 0000-00000000000                        |                      |            | 000000000000000000000000000000000000000 |                        |            | 00000000                                |
| PG1SPCIL               | 344        | 00000000000000000                       | PG3IOCONL            | 39C        | 000000000000000000000000000000000000000 | PG4PER                 | 3F4        | 000000000000000000000000000000000000000 |
| PG1SPCIH               | 346        | 0000-00000000000                        | PG3IOCONH            | 39E        | 00000000000                             | PG4TRIGA               | 3F6        | 000000000000000000000000000000000000000 |
| PG1LEBL                | 348        | 000000000000000000000000000000000000000 | PG3EVTL              | 3A0        | 000000000000                            | PG4TRIGB               | 3F8        | 000000000000000000000000000000000000000 |
| PG1LEBH                | 34A        | 0000000                                 | PG3EVTH              | 3A2        | 00000000000000                          | PG4TRIGC               | 3FA        | 000000000000000000000000000000000000000 |
| PG1PHASE               | 34C        | 000000000000000000                      | PG3FPCIL             | 3A4        | 000000000000000000000000000000000000000 | PG4DTL                 | 3FC        | 000000000000000                         |
| PG1DC                  | 34E        | 00000000000000000                       | PG3FPCIH             | 3A6        | 0000-00000000000                        | PG4DTH                 | 3FE        | 000000000000000                         |
| PG1DCA                 | 350        | 00000000                                | PG3CLPCIL            | 3A8        | 00000000000000000                       | PG4CAP                 | 400        | 000000000000000000000000000000000000000 |
| PG1PER                 | 352        | 00000000000000000                       | PG3CLPCIH            | 3AA        | 0000-00000000000                        |                        |            |   |
| PG1TRIGA               | 354        | 000000000000000000000000000000000000000 | PG3FFPCIL            | 3AC        | 000000000000000000000000000000000000000 |                        |            |   |

TABLE 4-5: SFR BLOCK 300h-400h

| Register   | Address | All Resets                              | Register | Address | All Resets       | Register   | Address | All Resets                              |
|------------|---------|---|----------|---------|------------------|------------|---------|---|
| Interrupts |         |   | IPC4     | 848     | -100-100-100-100 | IPC32      | 880     | 100                                     |
| IFS0       | 800     | 000000000-00000                         | IPC5     | 84A     | -100100          | IPC42      | 894     | -100-100-100                            |
| IFS1       | 802     | -00000-00-000000                        | IPC6     | 84C     | -100-100100      | IPC43      | 896     | -100-100-100-100                        |
| IFS2       | 804     | 000-00-0000                             | IPC7     | 84E     | 100-100-100      | IPC44      | 898     | -100-100-100-100                        |
| IFS3       | 806     | 000000-00000                            | IPC8     | 850     | -100             | IPC45      | 89A     | 100                                     |
| IFS4       | 808     | 000-00000-00                            | IPC9     | 852     | 100-100-100      | IPC47      | 89E     | -100-100-100                            |
| IFS5       | 80A     | 00000000000000000-                      | IPC10    | 854     | -100100-100      | INTCON1    | 8C0     | 000000000-0000-                         |
| IFS6       | 80C     | 000000000000000000000000000000000000000 | IPC11    | 856     | 100-100          | INTCON2    | 8C2     | 00000000                                |
| IFS7       | 80E     | 000000000000                            | IPC12    | 858     | -100-100-100-100 | INTCON3    | 8C4     | 0                                       |
| IFS8       | 810     | 0                                       | IPC13    | 85A     | 100              | INTCON4    | 8C6     | 00                                      |
| IFS10      | 814     | 000000                                  | IPC14    | 85C     | -100-100-100-100 | INTTREG    | 8C8     | 000-0000-0000000                        |
| IFS11      | 816     | 00000000                                | IPC15    | 85E     | -100100          | Flash      |         |   |
| IEC0       | 820     | 0000000000-00000                        | IPC16    | 860     | -100100-100      | NVMCON     | 8D0     | 0000-0000000                            |
| IEC1       | 822     | -00000-00-000000                        | IPC17    | 862     | 100-100-100      | NVMADR     | 8D2     | 000000000000000000000000000000000000000 |
| IEC2       | 824     | 000-00-0000                             | IPC18    | 864     | -100             | NVMADRU    | 8D4     | 00000000                                |
| IEC3       | 826     | 000000-00000                            | IPC19    | 866     | -100-100-100     | NVMKEY     | 8D6     | 00000000                                |
| IEC4       | 828     | 000-00000-00                            | IPC20    | 868     | -100-100-100     | NVMSRCADRL | 8D8     | 000000000000000000000000000000000000000 |
| IEC5       | 82A     | 00000000000000000-                      | IPC21    | 86A     | -100-100-100-100 | NVMSRCADRH | 8DA     | 00000000                                |
| IEC6       | 82C     | 000000000000000000000000000000000000000 | IPC22    | 86C     | -100-100-100-100 | CBG        |         |   |
| IEC7       | 82E     | 000000000000                            | IPC23    | 86E     | -100-100-100-100 | AMPCON1L   | 8DC     | 000                                     |
| IEC8       | 830     | 0                                       | IPC24    | 870     | -100-100-100-100 | AMPCON1H   | 8DE     | 000                                     |
| IEC10      | 834     | 000000                                  | IPC25    | 872     | -100-100-100-100 | BIASCON    | 8F0     | 0000                                    |
| IEC11      | 836     | 00000000                                | IPC26    | 874     | -100-100-100-100 | IBIASCONL  | 8F4     | 000000000000                            |
| IPC0       | 840     | -100-100-100-100                        | IPC27    | 876     | -100-100-100-100 | IBIASCONH  | 8F6     | 000000000000                            |
| IPC1       | 842     | -100-100100                             | IPC29    | 87A     | -100-100-100-100 |            |         |   |
| IPC2       | 844     | -100-100-100-100                        | IPC30    | 87C     | -100-100-100-100 |            |         |   |
| IPC3       | 846     | -100-100-100-100                        | IPC31    | 87E     | -100-100-100-100 |            |         |   |

| Register  | Address | All Resets         | Register         | Address | All Resets          | Register  | Address | All Resets                              |
|-----------|---------|--------------------|------------------|---------|---------------------|-----------|---------|---|
| PTG       |         |                    | CCP1CON3H        | 95A     | 00000-00            | CCP3PRL   | 9AC     | 111111111111111111                      |
| PTGCST    | 900     | 00-00000x00        | CCP1STATL        | 95C     | 000xx0000           | CCP3PRH   | 9AE     | 111111111111111111                      |
| PTGCON    | 902     | 000000000000-000   | CCP1STATH        | 95E     | 00000               | CCP3RA    | 9B0     | 000000000000000000000000000000000000000 |
| PTGBTE    | 904     | *****              | CCP1TMRL         | 960     | 000000000000000000  | CCP3RB    | 9B4     | 000000000000000000000000000000000000000 |
| PTGBTEH   | 906     | 000000000000000000 | CCP1TMRH         | 962     | 000000000000000000  | CCP3BUFL  | 9B8     | 000000000000000000000000000000000000000 |
| PTGHOLD   | 908     | 00000000000000000  | CCP1PRL          | 964     | 11111111111111111   | CCP3BUFH  | 9BA     | 000000000000000000000000000000000000000 |
| PTGT0LIM  | 90C     | 00000000000000000  | CCP1PRH          | 966     | 11111111111111111   | CCP4CON1L | 9BC     | 0000000000000000000000000000000000000   |
| PTGT1LIM  | 910     | 00000000000000000  | CCP1RA           | 968     | 00000000000000000   | CCP4CON1H | 9BE     | 000000000000000                         |
| PTGSDLIM  | 914     | 00000000000000000  | CCP1RB           | 96C     | 00000000000000000   | CCP4CON2L | 9C0     | 00-000000000                            |
| PTGC0LIM  | 918     | 00000000000000000  | CCP1BUFL         | 970     | 00000000000000000   | CCP4CON2H | 9C2     | 100-00000                               |
| PTGC1LIM  | 91C     | 00000000000000000  | CCP1BUFH         | 972     | 00000000000000000   | CCP4CON3H | 9C6     | 00000-00                                |
| PTGADJ    | 920     | 00000000000000000  | CCP2CON1L        | 974     | 000000000000000     | CCP4STATL | 9C8     | 000xx0000                               |
| PTGL0     | 924     | 00000000000000000  | CCP2CON1H        | 976     | 00000000000000      | CCP4STATH | 9CA     | 00000                                   |
| PTGQPTR   | 928     | 00000              | CCP2CON2L        | 978     | 00-000000000        | CCP4TMRL  | 9CC     | 000000000000000000000000000000000000000 |
| PTGQUE0   | 930     | *****              | CCP2CON2H        | 97A     | 0100-00000          | CCP4TMRH  | 9CE     | 000000000000000000000000000000000000000 |
| PTGQUE1   | 932     | *****              | CCP2CON3H        | 97E     | 00000-00            | CCP4PRL   | 9D0     | 111111111111111111                      |
| PTGQUE2   | 934     | *****              | CCP2STATL        | 980     | 000xx0000           | CCP4PRH   | 9D2     | 111111111111111111                      |
| PTGQUE3   | 936     | *****              | CCP2STATH        | 982     | 00000               | CCP4RA    | 9D4     | 000000000000000000000000000000000000000 |
| PTGQUE4   | 938     | *****              | CCP2TMRL         | 984     | 00000000000000000   | CCP4RB    | 9D8     | 000000000000000000000000000000000000000 |
| PTGQUE5   | 93A     | *****              | CCP2TMRH         | 986     | 00000000000000000   | CCP4BUFL  | 9DC     | 000000000000000000000000000000000000000 |
| PTGQUE6   | 93C     | *****              | CCP2PRL          | 988     | 11111111111111111   | CCP4BUFH  | 9DE     | 000000000000000000000000000000000000000 |
| PTGQUE7   | 93E     | *****              | CCP2PRH          | 98A     | 11111111111111111   | CCP5CON1L | 9E0     | 0000000000000000000000000000000000000   |
| PTGQUE8   | 940     | *****              | CCP2RA           | 98C     | 00000000000000000   | CCP5CON1H | 9E2     | 000000000000000                         |
| PTGQUE9   | 942     | *****              | CCP2RB           | 990     | 00000000000000000   | CCP5CON2L | 9E4     | 00-000000000                            |
| PTGQUE10  | 944     | *****              | CCP2BUFL         | 994     | 00000000000000000   | CCP5CON2H | 9E6     | 100-00000                               |
| PTGQUE11  | 946     | *****              | CCP2BUFH         | 996     | 00000000000000000   | CCP5CON3H | 9EA     | 00000-00                                |
| PTGQUE12  | 948     | *****              | CCP3CON1L        | 998     | 000000000000000     | CCP5STATL | 9EC     | 000xx0000                               |
| PTGQUE13  | 94A     | *****              | CCP3CON1H        | 99A     | 00000000000000      | CCP5STATH | 9EE     | 00000                                   |
| PTGQUE14  | 94C     | *****              | CCP3CON2L        | 99C     | 00-000000000        | CCP5TMRL  | 9F0     | 000000000000000000000000000000000000000 |
| PTGQUE15  | 94E     | *****              | CCP3CON2H        | 99E     | 100-00000           | CCP5TMRH  | 9F2     | 000000000000000000000000000000000000000 |
| CCP       |         |                    | CCP3CON3H        | 9A2     | 00000-00            | CCP5PRL   | 9F4     | 111111111111111111                      |
| CCP1CON1L | 950     | 000000000000000    | CCP3STATL        | 9A4     | 000xx0000           | CCP5PRH   | 9F6     | 111111111111111111                      |
| CCP1CON1H | 952     | 00000000000000     | <b>CCP3STATH</b> | 9A6     | 00000               | CCP5RA    | 9F8     | 000000000000000000000000000000000000000 |
| CCP1CON2L | 954     | 00-000000000       | <b>CCP3TMRL</b>  | 9A8     | 0000000000000000000 | CCP5RB    | 9FC     | 000000000000000000000000000000000000000 |
| CCP1CON2H | 956     | 100-00000          | <b>CCP3TMRH</b>  | 9AA     | 00000000000000000   |           |         |   |

# TABLE 4-7:SFR BLOCK 900h

| Register     | Address         | All Resets                              | Register | Address | All Resets                              | Register | Address | All Resets                              |
|--------------|-----------------|---|----------|---------|---|----------|---------|---|
| CCP (Continu | CCP (Continued) |   | DMASRC0  | AC8     | 00000000000000000                       | DMASRC2  | ADC     | 000000000000000000                      |
| CCP5BUFL     | A00             | 0000000000000000000                     | DMADST0  | ACA     | 000000000000000000000000000000000000000 | DMADST2  | ADE     | 000000000000000000                      |
| CCP5BUFH     | A02             | 000000000000000000000000000000000000000 | DMACNT0  | ACC     | 000000000000000000000000000000000000000 | DMACNT2  | AE0     | 000000000000000000000000000000000000000 |
| DMA          |                 |   | DMACH1   | ACE     | 00000000000                             | DMACH3   | AE2     | 00000000000                             |
| DMACON       | ABC             | 00                                      | DMAINT1  | AD0     | 000000000000                            | DMAINT3  | AE4     | 00000000000                             |
| DMABUF       | ABE             | 000000000000000000000000000000000000000 | DMASRC1  | AD2     | 000000000000000000000000000000000000000 | DMASRC3  | AE6     | 000000000000000000                      |
| DMAL         | AC0             | 000000000000000000000000000000000000000 | DMADST1  | AD4     | 000000000000000000000000000000000000000 | DMADST3  | AE8     | 000000000000000000                      |
| DMAH         | AC2             | 0000000000000000000                     | DMACNT1  | AD6     | 000000000000000000000000000000000000000 | DMACNT3  | AEA     | 000000000000000000000000000000000000000 |
| DMACH0       | AC4             | 00000000000                             | DMACH2   | AD8     | 00000000000                             |          |         |   |
| DMAINT0      | AC6             | 000000000000                            | DMAINT2  | ADA     | 000000000000                            |          |         |   |

# TABLE 4-8:SFR BLOCK A00h

Legend: x = unknown or indeterminate value; "-" = unimplemented bits. Address values are in hexadecimal. Reset values are in binary.

| Register  | Address | All Resets                              | Register  | Address | All Resets                              | Register  | Address | All Resets                              |
|-----------|---------|---|-----------|---------|---|-----------|---------|---|
| ADC       |         |   | ADCMP1LO  | B44     | 000000000000000000                      | ADTRIG2H  | B8A     | 000000000000000000                      |
| ADCON1L   | B00     | 000-00000000                            | ADCMP1HI  | B46     | 000000000000000000000000000000000000000 | ADTRIG3L  | B8C     | 000000000000000000                      |
| ADCON1H   | B02     | 011                                     | ADCMP2ENL | B48     | 000000000000000000000000000000000000000 | ADTRIG3H  | B8E     | 000000000000000000                      |
| ADCON2L   | B04     | 00-0000000000000                        | ADCMP2ENH | B4A     | 0000000000                              | ADTRIG4L  | B90     | 000000000000000000                      |
| ADCON2H   | B06     | 00-0000000000000                        | ADCMP2LO  | B4C     | 000000000000000000000000000000000000000 | ADTRIG4H  | B92     | 000000000000000000                      |
| ADCON3L   | B08     | 00000000000000000                       | ADCMP2HI  | B4E     | 000000000000000000000000000000000000000 | ADTRIG5L  | B94     | 00000000000000000                       |
| ADCON3H   | B0A     | 00000000xx                              | ADCMP3ENL | B50     | 000000000000000000000000000000000000000 | ADTRIG5H  | B96     | 00000000000000000                       |
| ADCON4L   | B0C     | xx                                      | ADCMP3ENH | B52     | 0000000000                              | ADTRIG6L  | B98     | 00000000000000000                       |
| ADCON4H   | B0E     | 000000                                  | ADCMP3LO  | B54     | 000000000000000000000000000000000000000 | ADCMP0CON | BA0     | 00000000000000000                       |
| ADMOD0L   | B10     | 000000000000000000000000000000000000000 | ADCMP3HI  | B56     | 000000000000000000000000000000000000000 | ADCMP1CON | BA4     | 00000000000000000                       |
| ADMOD0H   | B12     | 000000000000000000000000000000000000000 | ADFL0DAT  | B68     | 000000000000000000000000000000000000000 | ADCMP2CON | BA8     | 00000000000000000                       |
| ADMOD1L   | B14     | 000000000000000000000000000000000000000 | ADFL0CON  | B6A     | xxx000000000000000                      | ADCMP3CON | BAC     | 00000000000000000                       |
| ADMOD1H   | B16     | 0000                                    | ADFL1DAT  | B6C     | 000000000000000000000000000000000000000 | ADLVLTRGL | BD0     | 00000000000000000                       |
| ADIEL     | B20     | *****                                   | ADFL1CON  | B6E     | xxx000000000000000                      | ADLVLTRGH | BD2     | xxxxxxxxxxx                             |
| ADIEH     | B22     | xxxxxxxxxx                              | ADFL2DAT  | B70     | 000000000000000000000000000000000000000 | ADCORE0L  | BD4     | 000000000000000000000000000000000000000 |
| ADSTATL   | B30     | 000000000000000000000000000000000000000 | ADFL2CON  | B72     | xxx000000000000000                      | ADCORE0H  | BD6     | 0000001100000000                        |
| ADSTATH   | B32     | 0000000000                              | ADFL3DAT  | B74     | 000000000000000000000000000000000000000 | ADCORE1L  | BD8     | 000000000000000000000000000000000000000 |
| ADCMP0ENL | B38     | 000000000000000000000000000000000000000 | ADFL3CON  | B76     | xxx000000000000000                      | ADCORE1H  | BDA     | 0000001100000000                        |
| ADCMP0ENH | B3A     | 0000000000                              | ADTRIG0L  | B80     | 000000000000000000000000000000000000000 | ADEIEL    | BF0     | *****                                   |
| ADCMP0LO  | B3C     | 000000000000000000000000000000000000000 | ADTRIG0H  | B82     | 000000000000000000000000000000000000000 | ADEIEH    | BF2     | xxxxxxxxxxx                             |
| ADCMP0HI  | B3E     | 000000000000000000000000000000000000000 | ADTRIG1L  | B84     | 000000000000000000000000000000000000000 | ADEISTATL | BF8     | *****                                   |
| ADCMP1ENL | B40     | 000000000000000000000000000000000000000 | ADTRIG1H  | B86     | 000000000000000000000000000000000000000 | ADEISTATH | BFA     | xxxxxxxxxxx                             |
| ADCMP1ENH | B42     | 0000000000                              | ADTRIG2L  | B88     | 000000000000000000000000000000000000000 |           |         |   |

# TABLE 4-9: SFR BLOCK B00h

| Register    | Address | All Resets                              | Register  | Address | All Resets                              | Register | Address | All Resets                              |
|-------------|---------|---|-----------|---------|---|----------|---------|---|
| ADC (Contin | ued)    |   | ADCBUF14  | C28     | 00000000000000000                       | SLP1DAT  | C94     | 000000000000000000000000000000000000000 |
| ADCON5L     | C00     | 0                                       | ADCBUF15  | C2A     | 000000000000000000                      | DAC2CONL | C98     | 000000x000000                           |
| ADCON5H     | C02     | xxxx0                                   | ADCBUF16  | C2C     | 000000000000000000                      | DAC2CONH | C9A     | 0000000000                              |
| ADCBUF0     | COC     | 00000000000000000                       | ADCBUF17  | C2E     | 000000000000000000                      | DAC2DATL | C9C     | 000000000000000000000000000000000000000 |
| ADCBUF1     | C0E     | 00000000000000000                       | ADCBUF18  | C30     | 000000000000000000                      | DAC2DATH | C9E     | 000000000000000000000000000000000000000 |
| ADCBUF2     | C10     | 00000000000000000                       | ADCBUF19  | C32     | 000000000000000000                      | SLP2CONL | CA0     | 000000000000000000000000000000000000000 |
| ADCBUF3     | C12     | 00000000000000000                       | ADCBUF20  | C34     | 000000000000000000                      | SLP2CONH | CA2     | 000                                     |
| ADCBUF4     | C14     | 00000000000000000                       | DAC       |         |   | SLP2DAT  | CA4     | 000000000000000000000000000000000000000 |
| ADCBUF5     | C16     | 00000000000000000                       | DACCTRL1L | C80     | 00000-000                               | DAC3CONL | CA8     | 0000000x0000000                         |
| ADCBUF6     | C18     | 00000000000000000                       | DACCTRL2L | C84     | 0001010101                              | DAC3CONH | CAA     | 0000000000                              |
| ADCBUF7     | C1A     | 00000000000000000                       | DACCTRL2H | C86     | 0010001010                              | DAC3DATL | CAC     | 000000000000000000000000000000000000000 |
| ADCBUF8     | C1C     | 00000000000000000                       | DAC1CONL  | C88     | 000000x0000000                          | DAC3DATH | CAE     | 000000000000000000000000000000000000000 |
| ADCBUF9     | C1E     | 00000000000000000                       | DAC1CONH  | C8A     | 0000000000                              | SLP3CONL | CB0     | 000000000000000000000000000000000000000 |
| ADCBUF10    | C20     | 00000000000000000                       | DAC1DATL  | C8C     | 000000000000000000                      | SLP3CONH | CB2     | 000                                     |
| ADCBUF11    | C22     | 000000000000000000000000000000000000000 | DAC1DATH  | C8E     | 000000000000000000000000000000000000000 | SLP3DAT  | CB4     | 000000000000000000000000000000000000000 |
| ADCBUF12    | C24     | 000000000000000000000000000000000000000 | SLP1CONL  | C90     | 000000000000000000000000000000000000000 | VREGCON  | CFC     | 0000000                                 |
| ADCBUF13    | C26     | 00000000000000000                       | SLP1CONH  | C92     | 000                                     |          |         |   |

# TABLE 4-10: SFR BLOCK C00h

| Register | Address | All Resets                              | Register | Address | All Resets                              | Register | Address | All Resets   |
|----------|---------|---|----------|---------|---|----------|---------|--------------|
| PPS      |         |   | RPINR21  | D2E     | 000000000000000000000000000000000000000 | RPOR4    | D88     | 000000000000 |
| RPCON    | D00     | 0                                       | RPINR22  | D30     | 000000000000000000000000000000000000000 | RPOR5    | D8A     | 000000000000 |
| RPINR0   | D04     | 0000000                                 | RPINR23  | D32     | 00000000                                | RPOR6    | D8C     | 000000000000 |
| RPINR1   | D06     | 000000000000000000                      | RPINR27  | D3A     | 000000000000000000000000000000000000000 | RPOR7    | D8E     | 000000000000 |
| RPINR2   | D08     | 0000000                                 | RPINR29  | D3E     | 000000000000000000000000000000000000000 | RPOR8    | D90     | 000000000000 |
| RPINR3   | D0A     | 000000000000000000                      | RPINR30  | D40     | 00000000                                | RPOR9    | D92     | 000000000000 |
| RPINR4   | D0C     | 000000000000000000000000000000000000000 | RPINR37  | D4E     | 000000000000000000000000000000000000000 | RPOR10   | D94     | 000000000000 |
| RPINR5   | D0E     | 000000000000000000000000000000000000000 | RPINR38  | D50     | 00000000                                | RPOR11   | D96     | 000000000000 |
| RPINR6   | D10     | 000000000000000000000000000000000000000 | RPINR42  | D58     | 000000000000000000000000000000000000000 | RPOR12   | D98     | 000000000000 |
| RPINR7   | D12     | 000000000000000000000000000000000000000 | RPINR43  | D5A     | 000000000000000000000000000000000000000 | RPOR13   | D9A     | 000000000000 |
| RPINR11  | D1A     | 000000000000000000000000000000000000000 | RPINR44  | D5C     | 000000000000000000000000000000000000000 | RPOR14   | D9C     | 000000000000 |
| RPINR12  | D1C     | 000000000000000000000000000000000000000 | RPINR45  | D5E     | 000000000000000000000000000000000000000 | RPOR16   | DA0     | 000000       |
| RPINR13  | D1E     | 000000000000000000000000000000000000000 | RPINR46  | D60     | 000000000000000000000000000000000000000 | RPOR20   | DA8     | 000000       |
| RPINR14  | D20     | 000000000000000000000000000000000000000 | RPINR47  | D62     | 000000000000000000000000000000000000000 | RPOR21   | DAA     | 000000       |
| RPINR15  | D22     | 000000000000000000000000000000000000000 | RPINR48  | D64     | 000000000000000000000000000000000000000 | RPOR22   | DAC     | 000000       |
| RPINR16  | D24     | 000000000000000000000000000000000000000 | RPINR49  | D66     | 000000000000000000000000000000000000000 | RPOR24   | DB0     | 000000000000 |
| RPINR17  | D26     | 000000000000000000000000000000000000000 | RPOR0    | D80     | 000000000000                            | RPOR25   | DB2     | 000000000000 |
| RPINR18  | D28     | 000000000000000000000000000000000000000 | RPOR1    | D82     | 000000000000                            | RPOR26   | DB4     | 000000000000 |
| RPINR19  | D2A     | 000000000000000000                      | RPOR2    | D84     | 000000000000                            |          |         |              |
| RPINR20  | D2C     | 000000000000000000000000000000000000000 | RPOR3    | D86     | 000000000000                            |          |         |              |

TABLE 4-11: SFR BLOCK D00h

Legend: x = unknown or indeterminate value; "-" = unimplemented bits. Address values are in hexadecimal. Reset values are in binary.

| Register  | Address   | All Resets         | Register | Address | All Resets         | Register    | Address | All Resets                              |
|-----------|-----------|--------------------|----------|---------|--------------------|-------------|---------|---|
| I/O Ports | I/O Ports |                    |          | E24     | 000000000000000000 | CNSTATC     | E4A     | 000000000000000000                      |
| ANSELA    | E00       | 11111              | CNPUB    | E26     | 000000000000000000 | CNEN1C      | E4C     | 0000000000000000000                     |
| TRISA     | E02       | 11111              | CNPDB    | E28     | 000000000000000000 | CNFC        | E4E     | 0000000000000000000                     |
| PORTA     | E04       | xxxxx              | CNCONB   | E2A     | 0                  | ANSELD      | E54     | 1-11                                    |
| LATA      | E06       | xxxxx              | CNEN0B   | E2C     | 000000000000000000 | TRISD       | E56     | 11111111111111111                       |
| ODCA      | E08       | 00000              | CNSTATB  | E2E     | 000000000000000000 | PORTD       | E58     | *****                                   |
| CNPUA     | E0A       | 00000              | CNEN1B   | E30     | 000000000000000000 | LATD        | E5A     | *****                                   |
| CNPDA     | E0C       | 00000              | CNFB     | E32     | 000000000000000000 | ODCD        | E5C     | 0000000000000000000                     |
| CNCONA    | E0E       | 0                  | ANSELC   | E38     | 111111             | CNPUD       | E5E     | 000000000000000000000000000000000000000 |
| CNEN0A    | E10       | 00000              | TRISC    | E3A     | 11111111111111111  | CNPDD       | E60     | 0000000000000000000                     |
| CNSTATA   | E12       | 00000              | PORTC    | E3C     | *****              | CNCOND      | E62     | 0                                       |
| CNEN1A    | E14       | 00000              | LATC     | E3E     | *****              | CNEN0D      | E64     | 0000000000000000000                     |
| CNFA      | E16       | 00000              | ODCC     | E40     | 000000000000000000 | CNSTATD     | E66     | 0000000000000000000                     |
| ANSELB    | E1C       | 11111111           | CNPUC    | E42     | 000000000000000000 | CNEN1D      | E68     | 0000000000000000000                     |
| TRISB     | E1E       | 111111111111111111 | CNPDC    | E44     | 000000000000000000 | CNFD        | E6A     | 000000000000000000000000000000000000000 |
| PORTB     | E20       | *****              | CNCONC   | E46     | 0                  | Memory BIST |         |   |
| LATB      | E22       | *****              | CNEN0C   | E48     | 000000000000000000 | MBISTCON    | EFC     | 1                                       |

#### TABLE 4-12: SFR BLOCK E00h

| Register       | Address | All Resets                              | Register      | Address  | All Resets     | Register      | Address   | All Resets                              |  |
|----------------|---------|---|---------------|----------|----------------|---------------|-----------|---|--|
| UART3          |         |   | U3INT         | F24      | 000            | PMD3          | FA8       | 00-0-000-                               |  |
| U3MODE         | F00     | 000-000000000                           | Reset and Ose | cillator |                | PMD4 FAA0     |           |   |  |
| U3MODEH        | F02     | 0000000000000                           | RCON          | F80      | xxx01x0xxxxx   | PMD6          | FAE       | 0000                                    |  |
| <b>U</b> 3STA  | F04     | 00000001000000                          | OSCCON        | F84      | 0000-ууу0-0-00 | PMD7          | FB0       | 0000                                    |  |
| <b>U3STAH</b>  | F06     | 0000-00000101110                        | CLKDIV        | F86      | 00110000000001 | PMD8          | FB2       | 000000000-                              |  |
| U3BRG          | F08     | 000000000000000000000000000000000000000 | PLLFBD        | F88      | 000010010110   | WDT           |           |   |  |
| <b>U3BRGH</b>  | F0A     | 0000                                    | PLLDIV        | F8A      | 00-011-001     | WDTCONL       | FB4       | 0000000000000000                        |  |
| <b>U3RXREG</b> | F0C     | xxxxxxxx                                | OSCTUN        | F8C      | 000000         | WDTCONH       | FB6       | 000000000000000000000000000000000000000 |  |
| U3TXREG        | F10     | xxxxxxxx                                | ACLKCON1      | F8E      | 000000001      | Reference Clo | ck Output |   |  |
| U3P1           | F14     | 000000000                               | APLLFBD1      | F90      | 000010010110   | REFOCONL      | FB8       | 000-000000                              |  |
| U3P2           | F16     | 000000000                               | APLLDIV1      | F92      | 00-011-001     | REFOCONH      | FBA       | 000000000000000000000000000000000000000 |  |
| U3P3           | F18     | 000000000000000000000000000000000000000 | CANCLKCON     | F9A      | xxxx-xxxxxxx   | REFOTRIM      | FBE       | 00000000                                |  |
| U3P3H          | F1A     | 00000000                                | DCOTUN        | F9C      | 000000000000   | Programmer/D  | ebugger   |   |  |
| U3TXCHK        | F1C     | 00000000                                | DCOCON        | F9E      | 0-xxxx         | VISI          | FCC       | *****                                   |  |
| <b>U3RXCHK</b> | F1E     | 00000000                                | PMD           |          |                | APPO          | FD2       | *****                                   |  |
| U3SCCON        | F20     | 00000-                                  | PMD1          | FA4      | 000-00000-00   | APPI          | FD4       | *****                                   |  |
| <b>U3SCINT</b> | F22     | 00-00000-000                            | PMD2          | FA6      | 000000000      | APPS          | FD6       | xxxxx                                   |  |

# TABLE 4-13: SFR BLOCK F00h

Legend: x = unknown or indeterminate value; "-" = unimplemented bits; y = value set by Configuration bits. Address values are in hexadecimal. Reset values are in binary.

# 4.4.1 PAGED MEMORY SCHEME

The dsPIC33CK64MP105 architecture extends the available Data Space through a paging scheme, which allows the available Data Space to be accessed using MOV instructions in a linear fashion for pre- and post-modified Effective Addresses (EAs). The upper half of the base Data Space address is used in conjunction with the Data Space Read Page (DSRPAG) register to form the Program Space Visibility (PSV) address.

The Data Space Read Page (DSRPAG) register is located in the SFR space. Construction of the PSV address is shown in Figure 4-7. When DSRPAG[9] = 1 and the base address bit, EA[15] = 1, the DSRPAG[8:0] bits are concatenated onto EA[14:0] to form the 24-bit PSV read address. The paged memory scheme provides access to multiple 32-Kbyte windows in the PSV memory. The Data Space Read Page (DSRPAG) register, in combination with the upper half of the Data Space address, can provide up to 8 Mbytes of PSV address space. The paged data memory space is shown in Figure 4-8.

The Program Space (PS) can be accessed with a DSRPAG of 0x200 or greater. Only reads from PS are supported using the DSRPAG.









dsPIC33CK64MP105 FAMILY

When a PSV page overflow or underflow occurs, EA[15] is cleared as a result of the register indirect EA calculation. An overflow or underflow of the EA in the PSV pages can occur at the page boundaries when:

- The initial address, prior to modification, addresses the PSV page
- The EA calculation uses Pre- or Post-Modified Register Indirect Addressing; however, this does not include Register Offset Addressing

In general, when an overflow is detected, the DSRPAG register is incremented and the EA[15] bit is set to keep the base address within the PSV window. When an underflow is detected, the DSRPAG register is decremented and the EA[15] bit is set to keep the base

address within the PSV window. This creates a linear PSV address space, but only when using Register Indirect Addressing modes.

Exceptions to the operation described above arise when entering and exiting the boundaries of Page 0 and PSV spaces. Table 4-14 lists the effects of overflow and underflow scenarios at different boundaries.

In the following cases, when overflow or underflow occurs, the EA[15] bit is set and the DSRPAG is not modified; therefore, the EA will wrap to the beginning of the current page:

- Register Indirect with Register Offset Addressing
- Modulo Addressing
- Bit-Reversed Addressing

| TABLE 4-14: | OVERFLOW AND UNDERFLOW SCENARIOS AT PAGE 0 AND |
|-------------|--|
|             | PSV SPACE BOUNDARIES <sup>(2,3,4)</sup>        |

| 0/11        |                    |                | Before       |                        |                | After        |                       |
|-------------|--------------------|----------------|--------------|------------------------|----------------|--------------|-----------------------|
| O/U,<br>R/W | Operation          | DSRPAG         | DS<br>EA[15] | Page<br>Description    | DSRPAG         | DS<br>EA[15] | Page<br>Description   |
| O,<br>Read  | [++Wn]             | DSRPAG = 0x2FF | 1            | PSV: Last Isw<br>page  | DSRPAG = 0x300 | 1            | PSV: First MSB page   |
| O,<br>Read  | Or<br>[Wn++]       | DSRPAG = 0x3FF | 1            | PSV: Last MSB<br>page  | DSRPAG = 0x3FF | 0            | See Note 1            |
| U,<br>Read  |                    | DSRPAG = 0x001 | 1            | PSV page               | DSRPAG = 0x001 | 0            | See Note 1            |
| U,<br>Read  | [Wn]<br>Or<br>[Wn] | DSRPAG = 0x200 | 1            | PSV: First Isw<br>page | DSRPAG = 0x200 | 0            | See Note 1            |
| U,<br>Read  |                    | DSRPAG = 0x300 | 1            | PSV: First MSB<br>page | DSRPAG = 0x2FF | 1            | PSV: Last Isw<br>page |

**Legend:** O = Overflow, U = Underflow, R = Read, W = Write

Note 1: The Register Indirect Addressing now addresses a location in the base Data Space (0x0000-0x8000).

2: An EDS access, with DSRPAG = 0x000, will generate an address error trap.

3: Only reads from PS are supported using DSRPAG.

4: Pseudolinear Addressing is not supported for large offsets.

# 4.4.1.1 Extended X Data Space

The lower portion of the base address space range, between 0x0000 and 0x7FFF, is always accessible, regardless of the contents of the Data Space Read Page register. It is indirectly addressable through the register indirect instructions. It can be regarded as being located in the default EDS Page 0 (i.e., EDS address range of 0x000000 to 0x007FFF with the base address bit, EA[15] = 0, for this address range). However, Page 0 cannot be accessed through the upper 32 Kbytes, 0x8000 to 0xFFFF, of base Data Space in combination with DSRPAG = 0x00. Consequently, DSRPAG is initialized to 0x001 at Reset.

- Note 1: DSRPAG should not be used to access Page 0. An EDS access with DSRPAG set to 0x000 will generate an address error trap.
  - 2: Clearing the DSRPAG in software has no effect.

The remaining PSV pages are only accessible using the DSRPAG register in combination with the upper 32 Kbytes, 0x8000 to 0xFFFF, of the base address, where the base address bit, EA[15] = 1.

## 4.4.1.2 Software Stack

The W15 register serves as a dedicated Software Stack Pointer (SSP), and is automatically modified by exception processing, subroutine calls and returns; however, W15 can be referenced by any instruction in the same manner as all other W registers. This simplifies reading, writing and manipulating the Stack Pointer (for example, creating stack frames).

Note: To protect against misaligned stack accesses, W15[0] is fixed to '0' by the hardware.

W15 is initialized to 0x1000 during all Resets. This address ensures that the SSP points to valid RAM in all dsPIC33CK64MP105 devices and permits stack availability for non-maskable trap exceptions. These can occur before the SSP is initialized by the user software. You can reprogram the SSP during initialization to any location within Data Space.

The Software Stack Pointer always points to the first available free word and fills the software stack, working from lower toward higher addresses. Figure 4-9 illustrates how it pre-decrements for a stack pop (read) and post-increments for a stack push (writes). When the PC is pushed onto the stack, PC[15:0] are pushed onto the first available stack word, then PC[22:16] are pushed into the second available stack location. For a PC push during any CALL instruction, the MSB of the PC is zero-extended before the push, as shown in Figure 4-9. During exception processing, the MSB of the PC is concatenated with the lower eight bits of the CPU STATUS Register, SR. This allows the contents of SRL to be preserved automatically during interrupt processing.

- **Note 1:** To maintain system Stack Pointer (W15) coherency, W15 is never subject to (EDS) paging, and is therefore, restricted to an address range of 0x0000 to 0xFFFF. The same applies to the W14 when used as a Stack Frame Pointer (SFA = 1).
  - 2: As the stack can be placed in, and can access X and Y spaces, care must be taken regarding its use, particularly with regard to local automatic variables in a C development environment





#### 4.4.2 INSTRUCTION ADDRESSING MODES

The addressing modes shown in Table 4-15 form the basis of the addressing modes optimized to support the specific features of individual instructions. The addressing modes provided in the MAC class of instructions differ from those in the other instruction types.

# 4.4.2.1 File Register Instructions

Most file register instructions use a 13-bit address field (f) to directly address data present in the first 8192 bytes of data memory (Near Data Space). Most file register instructions employ a Working register, W0, which is denoted as WREG in these instructions. The destination is typically either the same file register or WREG (with the exception of the MUL instruction), which writes the result to a register or register pair. The MOV instruction allows additional flexibility and can access the entire Data Space.

# 4.4.2.2 MCU Instructions

The three-operand MCU instructions are of the form:

Operand 3 = Operand 1 <function> Operand 2

where Operand 1 is always a Working register (that is, the addressing mode can only be Register Direct), which is referred to as Wb. Operand 2 can be a W register fetched from data memory or a 5-bit literal. The result location can either be a W register or a data memory location. The following addressing modes are supported by MCU instructions:

- Register Direct
- Register Indirect
- · Register Indirect Post-Modified
- Register Indirect Pre-Modified
- 5-Bit or 10-Bit Literal

Note: Not all instructions support all the addressing modes given above. Individual instructions can support different subsets of these addressing modes.

# TABLE 4-15: FUNDAMENTAL ADDRESSING MODES SUPPORTED

| Addressing Mode   | Description   |
|---|---|
| File Register Direct                                      | The address of the file register is specified explicitly.   |
| Register Direct   | The contents of a register are accessed directly.   |
| Register Indirect   | The contents of Wn form the Effective Address (EA).   |
| Register Indirect Post-Modified                           | The contents of Wn form the EA. Wn is post-modified (incremented or decremented) by a constant value. |
| Register Indirect Pre-Modified                            | Wn is pre-modified (incremented or decremented) by a signed constant value to form the EA.            |
| Register Indirect with Register Offset (Register Indexed) | The sum of Wn and Wb forms the EA.  |
| Register Indirect with Literal Offset                     | The sum of Wn and a literal forms the EA.   |

# 4.4.2.3 Move and Accumulator Instructions

Move instructions, and the DSP accumulator class of instructions, provide a greater degree of addressing flexibility than other instructions. In addition to the addressing modes supported by most MCU instructions, move and accumulator instructions also support Register Indirect with Register Offset Addressing mode, also referred to as Register Indexed mode.

Note: For the MOV instructions, the addressing mode specified in the instruction can differ for the source and destination EA. However, the 4-bit Wb (Register Offset) field is shared by both source and destination (but typically only used by one).

In summary, the following addressing modes are supported by move and accumulator instructions:

- Register Direct
- Register Indirect
- Register Indirect Post-Modified
- Register Indirect Pre-Modified
- Register Indirect with Register Offset (Indexed)
- Register Indirect with Literal Offset
- 8-Bit Literal
- 16-Bit Literal
- Note: Not all instructions support all the addressing modes given above. Individual instructions may support different subsets of these addressing modes.

# 4.4.2.4 MAC Instructions

The dual source operand DSP instructions (CLR, ED, EDAC, MAC, MPY, MPY. N, MOVSAC and MSC), also referred to as MAC instructions, use a simplified set of addressing modes to allow the user application to effectively manipulate the Data Pointers through register indirect tables.

The two-source operand prefetch registers must be members of the set {W8, W9, W10, W11}. For data reads, W8 and W9 are always directed to the X RAGU, and W10 and W11 are always directed to the Y AGU. The Effective Addresses generated (before and after modification) must therefore, be valid addresses within X Data Space for W8 and W9, and Y Data Space for W10 and W11.

Note: Register Indirect with Register Offset Addressing mode is available only for W9 (in X space) and W11 (in Y space).

In summary, the following addressing modes are supported by the  ${\tt MAC}$  class of instructions:

- Register Indirect
- · Register Indirect Post-Modified by 2
- · Register Indirect Post-Modified by 4
- Register Indirect Post-Modified by 6
- Register Indirect with Register Offset (Indexed)

## 4.4.2.5 Other Instructions

Besides the addressing modes outlined previously, some instructions use literal constants of various sizes. For example, BRA (branch) instructions use 16-bit signed literals to specify the branch destination directly, whereas the DISI instruction uses a 14-bit unsigned literal field. In some instructions, such as ULNK, the source of an operand or result is implied by the opcode itself. Certain operations, such as a NOP, do not have any operands.

## 4.4.3 MODULO ADDRESSING

Modulo Addressing mode is a method of providing an automated means to support circular data buffers using hardware. The objective is to remove the need for software to perform data address boundary checks when executing tightly looped code, as is typical in many DSP algorithms.

Modulo Addressing can operate in either Data or Program Space (since the Data Pointer mechanism is essentially the same for both). One circular buffer can be supported in each of the X (which also provides the pointers into Program Space) and Y Data Spaces. Modulo Addressing can operate on any W Register Pointer. However, it is not advisable to use W14 or W15 for Modulo Addressing since these two registers are used as the Stack Frame Pointer and Stack Pointer, respectively.

In general, any particular circular buffer can be configured to operate in only one direction, as there are certain restrictions on the buffer start address (for incrementing buffers) or end address (for decrementing buffers), based upon the direction of the buffer.

The only exception to the usage restrictions is for buffers that have a power-of-two length. As these buffers satisfy the start and end address criteria, they can operate in a Bidirectional mode (that is, address boundary checks are performed on both the lower and upper address boundaries).

#### 4.4.3.1 Start and End Address

The Modulo Addressing scheme requires that a starting and ending address be specified and loaded into the 16-bit Modulo Buffer Address registers: XMODSRT, XMODEND, YMODSRT and YMODEND (see Table 4-2).

Note: Y space Modulo Addressing EA calculations assume word-sized data (LSb of every EA is always clear).

The length of a circular buffer is not directly specified. It is determined by the difference between the corresponding start and end addresses. The maximum possible length of the circular buffer is 32K words (64 Kbytes).

#### 4.4.3.2 W Address Register Selection

The Modulo and Bit-Reversed Addressing Control register, MODCON[15:0], contains enable flags, as well as a W register field to specify the W Address registers. The XWM and YWM fields select the registers that operate with Modulo Addressing:

- If XWM = 1111, X RAGU and X WAGU Modulo Addressing is disabled
- If YWM = 1111, Y AGU Modulo Addressing is disabled

The X Address Space Pointer W (XWM) register, to which Modulo Addressing is to be applied, is stored in MODCON[3:0] (see Table 4.1). Modulo Addressing is enabled for X Data Space when XWM is set to any value other than '1111' and the XMODEN bit is set (MODCON[15]).

The Y Address Space Pointer W (YWM) register, to which Modulo Addressing is to be applied, is stored in MODCON[7:4]. Modulo Addressing is enabled for Y Data Space when YWM is set to any value other than '1111' and the YMODEN bit (MODCON[14]) is set.

#### FIGURE 4-10: MODULO ADDRESSING OPERATION EXAMPLE

| Byte<br>Address |   | MOV<br>MOV        | #0x1100, W0<br>W0, XMODSRT               | ;set modulo start address                                |
|-----------------|---|-------------------|--|--|
| 0x1100          |   | MOV<br>MOV<br>MOV | #0x1163, W0<br>W0, MODEND<br>#0x8001, W0 | ;set modulo end address                                  |
|                 |   | MOV               | W0, MODCON                               | ;enable W1, X AGU for modulo                             |
|                 | ♥ ( )   | MOV<br>MOV        | #0x0000, W0<br>#0x1110, W1               | ;W0 holds buffer fill value ;point W1 to buffer          |
| 0x1163          |   | DO<br>MOV         | AGAIN, #0x31<br>W0, [W1++]               | ;fill the 50 buffer locations<br>;fill the next location |
|                 | Start Addr = 0x1100<br>End Addr = 0x1163<br>Length = 0x0032 words | AGAIN:            | INC WO, WO                               | ; increment the fill value                               |

# 4.4.3.3 Modulo Addressing Applicability

Modulo Addressing can be applied to the Effective Address (EA) calculation associated with any W register. Address boundaries check for addresses equal to:

- The upper boundary addresses for incrementing buffers
- The lower boundary addresses for decrementing buffers

It is important to realize that the address boundaries check for addresses less than, or greater than, the upper (for incrementing buffers) and lower (for decrementing buffers) boundary addresses (not just equal to). Address changes can, therefore, jump beyond boundaries and still be adjusted correctly.

Note: The modulo corrected Effective Address is written back to the register only when Pre-Modify or Post-Modify Addressing mode is used to compute the Effective Address. When an address offset (such as [W7 + W2]) is used, Modulo Addressing correction is performed, but the contents of the register remain unchanged.

# 4.4.4 BIT-REVERSED ADDRESSING

Bit-Reversed Addressing mode is intended to simplify data reordering for radix-2 FFT algorithms. It is supported by the X AGU for data writes only.

The modifier, which can be a constant value or register contents, is regarded as having its bit order reversed. The address source and destination are kept in normal order. Thus, the only operand requiring reversal is the modifier.

#### 4.4.4.1 Bit-Reversed Addressing Implementation

Bit-Reversed Addressing mode is enabled in any of these situations:

- BWMx bits (W register selection) in the MODCON register are any value other than '1111' (the stack cannot be accessed using Bit-Reversed Addressing)
- The BREN bit is set in the XBREV register
- The addressing mode used is Register Indirect with Pre-Increment or Post-Increment

If the length of a bit-reversed buffer is  $M = 2^N$  bytes, the last 'N' bits of the data buffer start address must be zeros.

XB[14:0] is the Bit-Reversed Addressing modifier, or 'pivot point', which is typically a constant. In the case of an FFT computation, its value is equal to half of the FFT data buffer size.

| Note: | All bit-reversed EA calculations assume<br>word-sized data (LSb of every EA is<br>always clear). The XB value is scaled<br>accordingly to generate compatible (byte) |
|-------|--|
|       | addresses.   |

When enabled, Bit-Reversed Addressing is executed only for Register Indirect with Pre-Increment or Post-Increment Addressing and word-sized data writes. It does not function for any other addressing mode or for byte-sized data and normal addresses are generated instead. When Bit-Reversed Addressing is active, the W Address Pointer is always added to the address modifier (XB) and the offset associated with the Register Indirect Addressing mode is ignored. In addition, as word-sized data is a requirement, the LSb of the EA is ignored (and always clear).

| Note: | Modulo Addressing and Bit-Reversed        |
|-------|---|
|       | Addressing can be enabled simultaneously  |
|       | using the same W register, but Bit-       |
|       | Reversed Addressing operation will always |
|       | take precedence for data writes when      |
|       | enabled.                                  |

If Bit-Reversed Addressing has already been enabled by setting the BREN (XBREV[15]) bit, a write to the XBREV register should not be immediately followed by an indirect read operation using the W register that has been designated as the Bit-Reversed Pointer.



# TABLE 4-16: BIT-REVERSED ADDRESSING SEQUENCE (16-ENTRY)

|    | Normal Address |    |    |         |    | Bit-Reversed Address |    |    |         |  |
|----|----------------|----|----|---------|----|----------------------|----|----|---------|--|
| A3 | A2             | A1 | A0 | Decimal | A3 | A2                   | A1 | A0 | Decimal |  |
| 0  | 0              | 0  | 0  | 0       | 0  | 0                    | 0  | 0  | 0       |  |
| 0  | 0              | 0  | 1  | 1       | 1  | 0                    | 0  | 0  | 8       |  |
| 0  | 0              | 1  | 0  | 2       | 0  | 1                    | 0  | 0  | 4       |  |
| 0  | 0              | 1  | 1  | 3       | 1  | 1                    | 0  | 0  | 12      |  |
| 0  | 1              | 0  | 0  | 4       | 0  | 0                    | 1  | 0  | 2       |  |
| 0  | 1              | 0  | 1  | 5       | 1  | 0                    | 1  | 0  | 10      |  |
| 0  | 1              | 1  | 0  | 6       | 0  | 1                    | 1  | 0  | 6       |  |
| 0  | 1              | 1  | 1  | 7       | 1  | 1                    | 1  | 0  | 14      |  |
| 1  | 0              | 0  | 0  | 8       | 0  | 0                    | 0  | 1  | 1       |  |
| 1  | 0              | 0  | 1  | 9       | 1  | 0                    | 0  | 1  | 9       |  |
| 1  | 0              | 1  | 0  | 10      | 0  | 1                    | 0  | 1  | 5       |  |
| 1  | 0              | 1  | 1  | 11      | 1  | 1                    | 0  | 1  | 13      |  |
| 1  | 1              | 0  | 0  | 12      | 0  | 0                    | 1  | 1  | 3       |  |
| 1  | 1              | 0  | 1  | 13      | 1  | 0                    | 1  | 1  | 11      |  |
| 1  | 1              | 1  | 0  | 14      | 0  | 1                    | 1  | 1  | 7       |  |
| 1  | 1              | 1  | 1  | 15      | 1  | 1                    | 1  | 1  | 15      |  |

# 4.4.5 INTERFACING PROGRAM AND DATA MEMORY SPACES

The dsPIC33CK64MP105 family architecture uses a 24-bit wide Program Space (PS) and a 16-bit wide Data Space (DS). The architecture is also a modified Harvard scheme, meaning that data can also be present in the Program Space. To use this data successfully, it must be accessed in a way that preserves the alignment of information in both spaces.

Aside from normal execution, the architecture of the dsPIC33CK64MP105 family devices provides two methods by which Program Space can be accessed during operation:

- Using table instructions to access individual bytes or words anywhere in the Program Space
- Remapping a portion of the Program Space into the Data Space (Program Space Visibility)

Table instructions allow an application to read small areas of the program memory. This capability makes the method ideal for accessing data tables that need to be updated periodically. It also allows access to all bytes of the program word. The remapping method allows an application to access a large block of data on a read-only basis, which is ideal for look-ups from a large table of static data. The application can only access the least significant word of the program word.

# TABLE 4-17: PROGRAM SPACE ADDRESS CONSTRUCTION

|                    | Access        | Program Space Address         |            |                     |               |     |  |  |
|--------------------|---------------|-------------------------------|------------|---------------------|---------------|-----|--|--|
| Access Type        | Space         | [23]                          | [22:16]    | [15]                | [14:1]        | [0] |  |  |
| Instruction Access | User          | 0 PC[22:1]                    |            |                     |               |     |  |  |
| (Code Execution)   |               | 0xxx xxxx xxxx xxxx xxxx xxx0 |            |                     |               |     |  |  |
| TBLRD              | User          | TE                            | BLPAG[7:0] |                     | Data EA[15:0] |     |  |  |
| (Byte/Word Read)   |               |                               | 0xxx xxxx  | XXXX XXXX XXXX XXXX |               |     |  |  |
|                    | Configuration | TE                            | BLPAG[7:0] |                     |               |     |  |  |
|                    |               |                               | 1xxx xxxx  | XXXX XX             |               |     |  |  |

# FIGURE 4-12: DATA ACCESS FROM PROGRAM SPACE ADDRESS GENERATION



- **Note 1:** The Least Significant bit (LSb) of Program Space addresses is always fixed as '0' to maintain word alignment of data in the Program and Data Spaces.
  - **2:** Table operations are not required to be word-aligned. Table Read operations are permitted in the configuration memory space.

## 4.4.5.1 Data Access from Program Memory Using Table Instructions

The TBLRDL instruction offers a direct method of reading the lower word of any address within the Program Space without going through Data Space. The TBLRDH instruction is the only method to read the upper eight bits of a Program Space word as data.

This allows program memory addresses to directly map to Data Space addresses. Program memory can thus be regarded as two 16-bit wide word address spaces, residing side by side, each with the same address range. TBLRDL accesses the space that contains the least significant data word. TBLRDH accesses the space that contains the upper data byte.

Two table instructions are provided to read byte or word-sized (16-bit) data from Program Space. Both function as either byte or word operations.

- TBLRDL (Table Read Low):
  - In Word mode, this instruction maps the lower word of the Program Space location (P[15:0]) to a data address (D[15:0])
  - In Byte mode, either the upper or lower byte of the lower program word is mapped to the lower byte of a data address. The upper byte is selected when Byte Select is '1'; the lower byte is selected when it is '0'.

- TBLRDH (Table Read High):
  - In Word mode, this instruction maps the entire upper word of a program address (P[23:16]) to a data address. The 'phantom' byte (D[15:8]) is always '0'.
  - In Byte mode, this instruction maps the upper or lower byte of the program word to D[7:0] of the data address in the TBLRDL instruction. The data is always '0' when the upper 'phantom' byte is selected (Byte Select = 1).



# FIGURE 4-13: ACCESSING PROGRAM MEMORY WITH TABLE INSTRUCTIONS

NOTES:

# 5.0 FLASH PROGRAM MEMORY

- Note 1: This data sheet summarizes the features of the dsPIC33CK64MP105 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Dual Partition Flash Program Memory" (www.microchip.com/ DS70005156) in the "dsPIC33/PIC24 Family Reference Manual".
  - **2:** Some registers and associated bits described in this section may not be available on all devices.
  - 3: This section refers to the "Dual Partition Flash Program Memory" (www.microchip.com/DS70005156), but the Dual Partition feature is not implemented.

The dsPIC33CK64MP105 family devices contain internal Flash program memory for storing and executing application code. The memory is readable, writable and erasable during normal operation over the entire VDD range.

Flash memory can be programmed in three ways:

- In-Circuit Serial Programming<sup>™</sup> (ICSP<sup>™</sup>) programming capability
- Enhanced In-Circuit Serial Programming (Enhanced ICSP)
- Run-Time Self-Programming (RTSP)

ICSP allows for a dsPIC33CK64MP105 family device to be serially programmed while in the end application circuit. This is done with a Programming Clock and Programming Data (PGCx/PGDx) line, and three other lines for power (VDD), ground (VSS) and Master Clear (MCLR). This allows customers to manufacture boards with unprogrammed devices and then program the device just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed.

Enhanced In-Circuit Serial Programming uses an on-board bootloader, known as the Programming Executive, to manage the programming process. Using an SPI data frame format, the Programming Executive can erase, program and verify program memory. For more information on Enhanced ICSP, see the device programming specification.

RTSP is accomplished using TBLRD (Table Read) and TBLWT (Table Write) instructions. With RTSP, the user application can write program memory data by double program memory words or by blocks ('rows') of 128 instructions (256 addressable bytes). RTSP can erase program memory in blocks or 'pages' of 1024 instructions (2048 addressable bytes) at a time.

# 5.1 Table Instructions and Flash Programming

Regardless of the method used, all programming of Flash memory is done with the Table Read and Table Write instructions. These allow direct read and write access to the program memory space from the data memory while the device is in normal operating mode. The 24-bit target address in the program memory is formed using bits[7:0] of the TBLPAG register and the Effective Address (EA) from a W register, specified in the table instruction, as shown in Figure 5-1. The TBLRDL and TBLWTL instructions are used to read or write to bits[15:0] of program memory. TBLRDL and TBLWTL can access program memory in both Word and Byte modes. The TBLRDH and TBLWTH instructions are used to read or write to bits[23:16] of program memory. TBLRDH and TBLWTH can also access program memory in Word or Byte mode.

#### FIGURE 5-1: ADDRESSING FOR TABLE REGISTERS



# 5.2 RTSP Operation

The dsPIC33CK64MP105 family Flash program memory array is organized into rows of 128 instructions or 384 bytes. RTSP allows the user application to erase a single page (eight rows or 1024 instructions) of memory at a time and to program one row at a time. It is possible to program two instructions at a time as well.

The page erase and single row write blocks are edgealigned, from the beginning of program memory, on boundaries of 3072 bytes and 384 bytes, respectively. Table 31-18 in Section 31.0 "Electrical Characteristics" lists the typical erase and programming times. To write into the Flash memory, it is necessary to erase the page that contains the desired address of the location the user wants to change.

Row programming is performed by loading 384 bytes into data memory and then loading the address of the first byte in that row into the NVMSRCADRL/H register pair. Once the write has been initiated, the device will automatically load the write latches, and increment the NVMSRCADRL/H and the NVMADR/U registers until all bytes have been programmed. The RPDF bit (NVMCON[9]) selects the format of the stored data in RAM to be either compressed or uncompressed. See Figure 5-2 for data formatting. Compressed data helps to reduce the amount of required RAM by using the upper byte of the second word for the MSB of the second instruction.

The basic sequence for RTSP word programming is to use the TBLWTL and TBLWTH instructions to load two of the 24-bit instructions into the write latches found in configuration memory space. Refer to Figure 4-1 through Figure 4-3 for write latch addresses. Programming is performed by unlocking and setting the control bits in the NVMCON register.

All erase and program operations may optionally use the NVM interrupt to signal the successful completion of the operation.

#### FIGURE 5-2: UNCOMPRESSED/ COMPRESSED FORMAT



A complete programming sequence is necessary for programming or erasing the internal Flash in RTSP mode. The processor stalls (waits) until the programming operation is finished. Setting the WR bit (NVMCON[15]) starts the operation and the WR bit is automatically cleared when the operation is finished. The WR bit is protected against an accidental write. To set this bit, 0x55 and 0xAA values must be written sequentially into the NVMKEY register. After the programming command (WR bit = 1) has been executed, the user application must wait until programming is complete (WR bit = 0). The two instructions following the start of the programming sequence should be NOPS.

# 5.3 Program Flash Memory Control Registers

Six SFRs are used to write and erase the Program Flash Memory: NVMCON, NVMKEY, NVMADR/U and NVMSRCADRL/H.

The NVMCON register (Register 5-1) selects the operation to be performed (page erase, word/row program, Inactive Partition erase) and initiates the program or erase cycle.

NVMKEY (Register 5-4) is a write-only register that is used for write protection. To start a programming or erase sequence, the user application must consecutively write 0x55 and 0xAA to the NVMKEY register. There are two NVM Address registers: NVMADRU and NVMADR. These two registers, when concatenated, form the 24-bit Effective Address (EA) of the selected word/row for programming operations, or the selected page for erase operations. The NVMADRU register is used to hold the upper eight bits of the EA, while the NVMADR register is used to hold the lower 16 bits of the EA.

For row programming operation, data to be written to Program Flash Memory is written into data memory space (RAM) at an address defined by the NVMSRCADRL/H register pair (location of first element in row programming data).

| R/SO-0 <sup>(1,6)</sup> | R/W-0 <sup>(1)</sup>  | R/W-0 <sup>(1)</sup>   | R/W-0                                 | U-0                            | U-0                     | R/W-0                   | R/C-0                   |  |  |  |  |
|-------------------------|---|--|---------------------------------------|--------------------------------|-------------------------|-------------------------|-------------------------|--|--|--|--|
| WR                      | WREN  | WRERR  | NVMSIDL <sup>(2)</sup>                | —                              | —                       | RPDF                    | URERR                   |  |  |  |  |
| bit 15                  |   |  |                                       |                                |                         |                         | bit 8                   |  |  |  |  |
|                         |   |  |                                       | (4)                            | (4)                     |                         | (4)                     |  |  |  |  |
| U-0                     | U-0   | U-0  | U-0                                   | R/W-0 <sup>(1)</sup>           | R/W-0 <sup>(1)</sup>    | R/W-0 <sup>(1)</sup>    | R/W-0 <sup>(1)</sup>    |  |  |  |  |
| _                       | —   |  | —                                     | NVMOP3 <sup>(3,4)</sup>        | NVMOP2 <sup>(3,4)</sup> | NVMOP1 <sup>(3,4)</sup> | NVMOP0 <sup>(3,4)</sup> |  |  |  |  |
| bit 7                   |   |  |                                       |                                |                         |                         | bit 0                   |  |  |  |  |
| Legend:                 |   | C = Clearab  | le hit                                | SO = Settable                  | Only bit                |                         |                         |  |  |  |  |
| R = Readable            | e bit   | W = Writabl  |                                       |                                | ented bit, read         | as '0'                  |                         |  |  |  |  |
| -n = Value at           |   | '1' = Bit is s   |                                       | '0' = Bit is clea              |                         | x = Bit is unkr         | lown                    |  |  |  |  |
|                         |   |  |                                       |                                |                         |                         |                         |  |  |  |  |
| bit 15                  | WR: Write C   | ontrol bit <sup>(1,6)</sup>  |                                       |                                |                         |                         |                         |  |  |  |  |
|                         | 1 = Initiates   | a Flash mem  | ory program o                         | r erase operati                | on; the operation       | on is self-timed        | and the bit is          |  |  |  |  |
|                         |   | •  | •                                     | tion is complete               |                         |                         |                         |  |  |  |  |
|                         | -   | -  |                                       | ete and inactive               | e                       |                         |                         |  |  |  |  |
| bit 14                  | WREN: Write   |  |                                       |                                |                         |                         |                         |  |  |  |  |
|                         | <ol> <li>Enables Flash program/erase operations</li> <li>Inhibits Flash program/erase operations</li> </ol> |  |                                       |                                |                         |                         |                         |  |  |  |  |
| bit 13                  |   |  | Error Flag bit <sup>(1</sup>          |                                |                         |                         |                         |  |  |  |  |
|                         |   | •  | •                                     |                                | ermination has o        | ccurred (bit is se      | et automatically        |  |  |  |  |
|                         | on any s  | 1 = An improper program or erase sequence attempt, or termination has occurred (bit is set automatically on any set attempt of the WR bit) |                                       |                                |                         |                         |                         |  |  |  |  |
|                         |   | -  | •                                     | pleted normally                | /                       |                         |                         |  |  |  |  |
| bit 12                  |   | •  | lle Control bit <sup>(2</sup>         |                                |                         |                         |                         |  |  |  |  |
|                         |   |  | or goes into Sta<br>or is active duri | indby mode dur<br>ng Idle mode | ing Idle mode           |                         |                         |  |  |  |  |
| bit 11-10               | Unimplemer  | nted: Read as  | <b>s</b> 'O'                          |                                |                         |                         |                         |  |  |  |  |
| bit 9                   | RPDF: Row   | Programming  | Data Format b                         | oit                            |                         |                         |                         |  |  |  |  |
|                         |   | 1 = Row data to be stored in RAM is in compressed format   |                                       |                                |                         |                         |                         |  |  |  |  |
|                         |   |  |                                       | incompressed f                 | ormat                   |                         |                         |  |  |  |  |
| bit 8                   |   | -  | ng Data Underr                        |                                |                         |                         |                         |  |  |  |  |
|                         |   | s row program<br>underrun erro   |                                       | n has been tern                | ninated                 |                         |                         |  |  |  |  |
| bit 7-4                 |   | nted: Read as  |                                       |                                |                         |                         |                         |  |  |  |  |
| Note 1: Th              | lese bits can or  |  |                                       |                                |                         |                         |                         |  |  |  |  |
|                         |   |  |                                       | ivings (lidle), a              | nd unon exiting         | Idle mode the           | re is a delav           |  |  |  |  |
| <b>4.</b> 11 (          |   |  |                                       |                                |                         | iaic moue, the          | i c is a uciay          |  |  |  |  |

## REGISTER 5-1: NVMCON: NONVOLATILE MEMORY (NVM) CONTROL REGISTER

- (TVREG) before Flash memory becomes operational.**3:** All other combinations of NVMOP[3:0] are unimplemented.
  - Execution of the PWRSAV instruction is ignored while any of the NVM operations are in progress.
  - 5: Two adjacent words on a 4-word boundary are programmed during execution of this operation.
  - 6: An unlock sequence is required to write to this bit (see Section 5.2 "RTSP Operation").

#### REGISTER 5-1: NVMCON: NONVOLATILE MEMORY (NVM) CONTROL REGISTER (CONTINUED)

- bit 3-0 **NVMOP[3:0]:** NVM Operation Select bits<sup>(1,3,4)</sup>
  - 1111 = Reserved
    - 1110 = User memory bulk erase operation
    - 1101 = Reserved
    - 1100 = Reserved
    - 1011 = Reserved
    - 1010 = Reserved
    - 1001 = Reserved
    - 1000 = Reserved
    - 0111 = Reserved 0101 = Reserved
    - 0101 = Reserved

    - 0011 = Memory page erase operation
    - 0010 = Memory row program operation 0001 = Memory double-word operation<sup>(5)</sup>
    - 0000 = Reserved
- **Note 1:** These bits can only be reset on a POR.
  - **2:** If this bit is set, there will be minimal power savings (IIDLE), and upon exiting Idle mode, there is a delay (TVREG) before Flash memory becomes operational.
  - 3: All other combinations of NVMOP[3:0] are unimplemented.
  - 4: Execution of the PWRSAV instruction is ignored while any of the NVM operations are in progress.
  - 5: Two adjacent words on a 4-word boundary are programmed during execution of this operation.
  - 6: An unlock sequence is required to write to this bit (see Section 5.2 "RTSP Operation").

## REGISTER 5-2: NVMADR: NONVOLATILE MEMORY LOWER ADDRESS REGISTER

| R/W-x                             | R/W-x | R/W-x            | R/W-x                             | R/W-x                                  | R/W-x | R/W-x | R/W-x |
|-----------------------------------|-------|------------------|-----------------------------------|--|-------|-------|-------|
|                                   |       |                  | NVMA                              | .DR[15:8]                              |       |       |       |
| bit 15                            |       |                  |                                   |  |       |       | bit 8 |
| R/W-x                             | R/W-x | R/W-x            | R/W-x                             | R/W-x                                  | R/W-x | R/W-x | R/W-x |
|                                   |       |                  | NVM                               | ADR[7:0]                               |       |       |       |
| bit 7                             |       |                  |                                   |  |       |       | bit 0 |
| Legend:                           |       |                  |                                   |  |       |       |       |
| R = Readable bit W = Writable bit |       | oit              | U = Unimplemented bit, read as '0 |  |       |       |       |
| -n = Value at P                   | POR   | '1' = Bit is set |                                   | '0' = Bit is cleared x = Bit is unknow |       | nown  |       |

bit 15-0 **NVMADR[15:0]:** Nonvolatile Memory Lower Write Address bits Selects the lower 16 bits of the location to program or erase in Program Flash Memory. This register may be read or written to by the user application.

#### REGISTER 5-3: NVMADRU: NONVOLATILE MEMORY UPPER ADDRESS REGISTER

| U-0             | U-0                               | U-0              | U-0   | U-0                                    | U-0   | U-0   | U-0   |
|-----------------|-----------------------------------|------------------|-------|--|-------|-------|-------|
| —               | —                                 | —                | _     | —                                      | —     | —     | _     |
| bit 15          |                                   |                  |       | ·                                      |       |       | bit 8 |
|                 |                                   |                  |       |  |       |       |       |
| R/W-x           | R/W-x                             | R/W-x            | R/W-x | R/W-x                                  | R/W-x | R/W-x | R/W-x |
|                 |                                   |                  | NVMAD | RU[23:16]                              |       |       |       |
| bit 7           |                                   |                  |       |  |       |       | bit 0 |
|                 |                                   |                  |       |  |       |       |       |
| Legend:         |                                   |                  |       |  |       |       |       |
| R = Readable    | R = Readable bit W = Writable bit |                  | bit   | U = Unimplemented bit, read as '0'     |       |       |       |
| -n = Value at F | POR                               | '1' = Bit is set |       | '0' = Bit is cleared x = Bit is unknow |       | nown  |       |

bit 15-8 Unimplemented: Read as '0'

bit 7-0 **NVMADRU[23:16]:** Nonvolatile Memory Upper Write Address bits Selects the upper eight bits of the location to program or erase in Program Flash Memory. This register may be read or written to by the user application.

| U-0             | U-0 | U-0              | U-0  | U-0                                     | U-0 | U-0 | U-0   |
|-----------------|-----|------------------|------|---|-----|-----|-------|
| —               | _   | —                | _    | —                                       | —   | —   | —     |
| bit 15          |     |                  |      | · ·                                     |     |     | bit 8 |
|                 |     |                  |      |   |     |     |       |
| W-0             | W-0 | W-0              | W-0  | W-0                                     | W-0 | W-0 | W-0   |
|                 |     |                  | NVMK | (EY[7:0]                                |     |     |       |
| bit 7           |     |                  |      |   |     |     | bit 0 |
|                 |     |                  |      |   |     |     |       |
| Legend:         |     |                  |      |   |     |     |       |
| R = Readable    | bit | W = Writable I   | bit  | U = Unimplemented bit, read as '0'      |     |     |       |
| -n = Value at P | POR | '1' = Bit is set |      | '0' = Bit is cleared x = Bit is unknown |     |     | nown  |

bit 15-8 Unimplemented: Read as '0'

bit 7-0 NVMKEY[7:0]: NVM Key Register bits (write-only)

## REGISTER 5-5: NVMSRCADRL: NVM SOURCE DATA ADDRESS REGISTER LOW

| R/W-0           | R/W-0 | R/W-0   | R/W-0  | R/W-0              | R/W-0 | R/W-0              | R/W-0 |
|-----------------|-------|---|--------|--------------------|-------|--------------------|-------|
|                 |       |   | NVMSRC | CADR[15:8]         |       |                    |       |
| bit 15          |       |   |        |                    |       |                    | bit 8 |
|                 |       |   |        |                    |       |                    |       |
| R/W-0           | R/W-0 | R/W-0   | R/W-0  | R/W-0              | R/W-0 | R/W-0              | R/W-0 |
|                 |       |   | NVMSR  | CADR[7:0]          |       |                    |       |
| bit 7           |       |   |        |                    |       |                    | bit 0 |
|                 |       |   |        |                    |       |                    |       |
| Legend:         |       |   |        |                    |       |                    |       |
| R = Readable    | bit   | W = Writable bit U = Unimplemented bit, read as '0' |        |                    |       |                    |       |
| -n = Value at F | POR   | '1' = Bit is set                                    |        | '0' = Bit is clear | red   | x = Bit is unknown |       |

bit 15-0 **NVMSRCADR[15:0]:** NVM Source Data Address bits The RAM address of the data to be programmed into Flash when the NVMOP[3:0] bits are set to row programming.

#### REGISTER 5-6: NVMSRCADRH: NVM SOURCE DATA ADDRESS REGISTER HIGH

| U-0  | U-0   | U-0   | U-0     | U-0       | U-0   | U-0   | U-0   |
|--|-------|-------|---------|-----------|-------|-------|-------|
| —  | —     | —     |         | —         | —     | _     | —     |
| bit 15   |       |       |         |           |       |       | bit 8 |
|  |       |       |         |           |       |       |       |
| R/W-0  | R/W-0 | R/W-0 | R/W-0   | R/W-0     | R/W-0 | R/W-0 | R/W-0 |
|  |       |       | NVMSRCA | DR[23:16] |       |       |       |
| bit 7  |       |       |         |           |       |       | bit 0 |
|  |       |       |         |           |       |       |       |
| Legend:  |       |       |         |           |       |       |       |
| R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' |       |       |         |           |       |       |       |
|  |       |       |         |           |       |       |       |

bit 15-8 **Unimplemented:** Read as '0'

bit 7-0 NVMSRCADR[23:16]: NVM Source Data Address bits

'1' = Bit is set

The RAM address of the data to be programmed into Flash when the NVMOP[3:0] bits are set to row programming.

'0' = Bit is cleared

-n = Value at POR

x = Bit is unknown

# 5.4 Error Correcting Code (ECC)

In order to improve program memory performance and durability, these devices include Error Correcting Code (ECC) functionality as an integral part of the Flash memory controller. ECC can determine the presence of single-bit errors in program data, including which bit is in error, and correct the data automatically without user intervention. ECC cannot be disabled.

When data is written to program memory, ECC generates a 7-bit Hamming code parity value for every two (24-bit) instruction words. The data is stored in blocks of 48 data bits and seven parity bits; parity data is not memory-mapped and is inaccessible. When the data is read back, the ECC calculates the parity on it and compares it to the previously stored parity value. If a parity mismatch occurs, there are two possible outcomes:

- Single-bit error has occurred and has been automatically corrected on readback.
- Double-bit error has occurred and the read data is not changed.

Single-bit error occurrence can be identified by the state of the ECCSBEIF (IFS0[13]) bit. An interrupt can be generated when the corresponding interrupt enable bit is set, ECCSBEIE (IEC0[13]). The ECCSTATL register contains the parity information for single-bit errors. The SECOUT[7:0] bits field contains the expected calculated SEC parity and the SECIN[7:0] bits contain the actual value from a Flash read operation. The SECSYNDx bits (ECCSTATH[7:0]) indicate the bit position of the single-bit error within the 48-bit pair of instruction words. When no error is present, SECINx equals SECOUTx and SECSYNDx is zero.

Double-bit errors result in a generic hard trap. The ECCDBE bit (INTCON4[1]) bit will be set to identify the source of the hard trap. If no Interrupt Service Routine is implemented for the hard trap, a device Reset will also occur. The ECCSTATH register contains double-bit error status information. The DEDOUT bit is the expected calculated DED parity and DEDIN is the actual value from a Flash read operation. When no error is present, DEDIN equals DEDOUT.

# 5.4.1 ECC FAULT INJECTION

To test Fault handling, an EEC error can be generated. Both single and double-bit errors can be generated in both the read and write data paths. Read path Fault injection first reads the Flash data and then modifies it prior to entering the ECC logic. Write path Fault injection modifies the actual data prior to it being written into the target Flash and will cause an EEC error on a subsequent Flash read. The following procedure is used to inject a Fault:

- 1. Load the Flash target address into the ECCADDR register.
- Select 1st Fault bit determined by FLT1PTRx (ECCCONH[7:0]). The target bit is inverted to create the Fault.
- If a double Fault is desired, select the 2nd Fault bit determined by FLT2PTRx (ECCCONH[15:8]), otherwise set to all '1's.
- Write the NVMKEY unlock sequence (see Section 5.3 "Program Flash Memory Control Registers").
- 5. Enable the ECC Fault injection logic by setting the FLTINJ bit (ECCCONL[0]).
- 6. Perform a read or write to the Flash target address.

## 5.4.2 ECC CONTROL REGISTERS

#### REGISTER 5-7: ECCCONL: ECC FAULT INJECTION CONFIGURATION REGISTER LOW

| U-0    | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0    |
|--------|-----|-----|-----|-----|-----|-----|--------|
| —      | —   | —   | —   | —   | —   | —   | —      |
| bit 15 |     |     |     | •   |     |     | bit 8  |
|        |     |     |     |     |     |     |        |
| U-0    | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | R/W-0  |
| _      | —   | —   | —   | —   | —   | —   | FLTINJ |
| bit 7  |     | •   |     |     |     |     | bit 0  |
| DIC 7  |     |     |     |     |     |     | DIL    |

# Legend:

bit 0

| R = Readable bit  | W = Writable bit | U = Unimplemented bit, rea | d as '0'           |
|-------------------|------------------|----------------------------|--------------------|
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared       | x = Bit is unknown |

#### bit 15-1 Unimplemented: Read as '0'

FLTINJ: Fault Injection Sequence Enable bit

1 = Enabled

0 = Disabled

## REGISTER 5-8: ECCCONH: ECC FAULT INJECTION CONFIGURATION REGISTER HIGH

| R/W-0           | R/W-0   | R/W-0            | R/W-0           | R/W-0             | R/W-0            | R/W-0           | R/W-0 |
|-----------------|---|------------------|-----------------|-------------------|------------------|-----------------|-------|
|                 |   |                  | FLT2P           | TR[7:0]           |                  |                 |       |
| bit 15          |   |                  |                 |                   |                  |                 | bit 8 |
| R/W-0           | R/W-0   | R/W-0            | R/W-0           | R/W-0             | R/W-0            | R/W-0           | R/W-0 |
|                 |   |                  | FLT1P           | TR[7:0]           |                  |                 |       |
| bit 7           |   |                  |                 |                   |                  |                 | bit ( |
| Legend:         |   |                  |                 |                   |                  |                 |       |
| R = Readable    | bit   | W = Writable     | bit             | U = Unimplen      | nented bit, read | as '0'          |       |
| -n = Value at F | POR   | '1' = Bit is set |                 | '0' = Bit is clea | ared             | x = Bit is unkr | nown  |
|                 | •<br>•  | Fault injection  |                 |                   |                  |                 |       |
|                 | 00000000 =  | Fault injection  | (bit inversion) | ) occurs on bit ( | 0 of ECC bit or  | der             |       |
| bit 7-0         | <pre>00000000 = Fault injection (bit inversion) occurs on bit 0 of ECC bit order FLT1PTR[7:0]: ECC Fault Injection Bit Pointer 1 bits 1111111-00111000 = No Fault injection occurs 00110111 = Fault injection occurs on bit 55 of ECC bit order</pre> |                  |                 |                   |                  |                 |       |
| bit 7  |       |       |        |          |       |       | bit ( |
|--------|-------|-------|--------|----------|-------|-------|-------|
| hit 7  |       |       | ECCAD  | DR[7:0]  |       |       | bit ( |
| R/W-0  | R/W-0 | R/W-0 | R/W-0  | R/W-0    | R/W-0 | R/W-0 | R/W-0 |
| bit 15 |       |       |        |          |       |       | bit 8 |
|        |       |       | ECCADI | DR[15:8] |       |       |       |
| R/W-0  | R/W-0 | R/W-0 | R/W-0  | R/W-0    | R/W-0 | R/W-0 | R/W-0 |

#### REGISTER 5-9: ECCADDRL: ECC FAULT INJECT ADDRESS COMPARE REGISTER LOW

| Legend:           |                  |                             |                    |
|-------------------|------------------|-----------------------------|--------------------|
| R = Readable bit  | W = Writable bit | U = Unimplemented bit, read | d as '0'           |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared        | x = Bit is unknown |

bit 15-0 ECCADDR[15:0]: ECC Fault Injection NVM Address Match Compare bits

#### REGISTER 5-10: ECCADDRH: ECC FAULT INJECT ADDRESS COMPARE REGISTER HIGH

| U-0    | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0   |
|--------|-----|-----|-----|-----|-----|-----|-------|
| —      | —   | —   | -   | —   | —   | —   | —     |
| bit 15 |     |     |     |     |     |     | bit 8 |

| R/W-0 | R/W-0          | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |  |  |  |  |
|-------|----------------|-------|-------|-------|-------|-------|-------|--|--|--|--|
|       | ECCADDR[23:16] |       |       |       |       |       |       |  |  |  |  |
| bit 7 |                |       |       |       |       |       | bit 0 |  |  |  |  |

| Legend:           |                  |                       |                    |
|-------------------|------------------|-----------------------|--------------------|
| R = Readable bit  | W = Writable bit | U = Unimplemented bit | , read as '0'      |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared  | x = Bit is unknown |

bit 15-8 Unimplemented: Read as '0'

bit 7-0 ECCADDR[23:16]: ECC Fault Injection NVM Address Match Compare bits

# REGISTER 5-11: ECCSTATL: ECC SYSTEM STATUS DISPLAY REGISTER LOW

| R-0          | R-0 | R-0 | R-0  | R-0    | R-0 | R-0 | R-0   |  |  |  |
|--------------|-----|-----|------|--------|-----|-----|-------|--|--|--|
| SECOUT[7:0]  |     |     |      |        |     |     |       |  |  |  |
| bit 15 bit 8 |     |     |      |        |     |     |       |  |  |  |
|              |     |     |      |        |     |     |       |  |  |  |
| R-0          | R-0 | R-0 | R-0  | R-0    | R-0 | R-0 | R-0   |  |  |  |
|              |     |     | SECI | N[7:0] |     |     |       |  |  |  |
| bit 7        |     |     |      |        |     |     | bit 0 |  |  |  |
|              |     |     |      |        |     |     |       |  |  |  |
| Leaend:      |     |     |      |        |     |     |       |  |  |  |

| Ecgenia.          |                  |                       |                                    |  |  |  |
|-------------------|------------------|-----------------------|------------------------------------|--|--|--|
| R = Readable bit  | W = Writable bit | U = Unimplemented bit | U = Unimplemented bit, read as '0' |  |  |  |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared  | x = Bit is unknown                 |  |  |  |

bit 15-8 SECOUT[7:0]: Calculated Single Error Correction Parity Value bits

bit 7-0 SECIN[7:0]: Read Single Error Correction Parity Value bits

SECIN[7:0] bits are the actual parity value of a Flash read operation.

# REGISTER 5-12: ECCSTATH: ECC SYSTEM STATUS DISPLAY REGISTER HIGH

| U-0             | U-0  | U-0              | U-0 | U-0                                     | U-0 | R/W-0  | R/W-0 |  |  |  |  |
|-----------------|--|------------------|-----|---|-----|--------|-------|--|--|--|--|
| —               | —  | —                | —   | _                                       | —   | DEDOUT | DEDIN |  |  |  |  |
| bit 15          |  |                  |     |   |     |        | bit 8 |  |  |  |  |
|                 |  |                  |     |   |     |        |       |  |  |  |  |
| R-0             | R-0  | R-0              | R-0 | R-0                                     | R-0 | R-0    | R-0   |  |  |  |  |
|                 | SECSYND[7:0]   |                  |     |   |     |        |       |  |  |  |  |
| bit 7           |  |                  |     |   |     |        | bit 0 |  |  |  |  |
|                 |  |                  |     |   |     |        |       |  |  |  |  |
| Legend:         |  |                  |     |   |     |        |       |  |  |  |  |
| R = Readable    | R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' |                  |     |   |     |        |       |  |  |  |  |
| -n = Value at P | POR  | '1' = Bit is set |     | '0' = Bit is cleared x = Bit is unknown |     |        | iown  |  |  |  |  |
|                 |  |                  |     |   |     |        |       |  |  |  |  |

| bit 15-10 | Unimplemented: Read as '0'                                  |
|-----------|---|
| bit 9     | DEDOUT: Calculated Dual Bit Error Detection Parity bit      |
| bit 8     | DEDIN: Read Dual Bit Error Detection Parity bit             |
|           | DEDIN is the actual parity value of a Flash read operation. |
| bit 7-0   | SECSYND[7:0]: Calculated ECC Syndrome Value bits            |
|           | Indicates the bit location that contains the error.         |

# 5.5 ICSP™ Write Inhibit

ICSP Write Inhibit is an access restriction feature, that when activated, restricts all of Flash memory. Once activated, ICSP Write Inhibit permanently prevents ICSP Flash programming and erase operations, and cannot be deactivated. This feature is intended to prevent alteration of Flash memory contents, with behavior similar to One-Time-Programmable (OTP) devices.

RTSP, including erase and programming operations, is not restricted when ICSP Write Inhibit is activated; however, code to perform these actions must be programmed into the device before ICSP Write Inhibit is activated. This allows for a bootloader-type application to alter Flash contents with ICSP Write Inhibit activated.

Entry into ICSP and Enhanced ICSP modes is not affected by ICSP Write Inhibit. In these modes, it will continue to be possible to read configuration memory space and any user memory space regions which are not code-protected. With ICSP writes inhibited, an attempt to set WR (NVMCON[15]) = 1 will maintain WR = 0, and instead, set WRERR (NVMCON[13]) = 1. All Enhanced ICSP erase and programming commands will have no effect with self-checked programming commands returning a FAIL response opcode (PASS if the destination already exactly matched the requested programming data).

Once ICSP Write Inhibit is activated, it is not possible for a device executing in Debug mode to erase/write Flash, nor can a debug tool switch the device to Production mode. ICSP Write Inhibit should therefore only be activated on devices programmed for production.

The JTAG port, when enabled, can be used to map ICSP signals to JTAG I/O pins. All Flash erase/ programming operations, initiated via the JTAG port, will therefore also be blocked after activating ICSP Write Inhibit.

#### 5.5.1 ACTIVATING ICSP WRITE INHIBIT

Caution: It is not possible to deactivate ICSP Write Inhibit.

ICSP Write Inhibit is activated by executing a pair of NVMCON double-word programming commands to save two 16-bit activation values in the configuration memory space. The target NVM addresses and values required for activation are shown in Table 5-1. Once both addresses contain their activation values, ICSP Write Inhibit will take permanent effect on the next device Reset. Neither address can be reset, erased or otherwise modified, through any means, after being successfully programmed, even if one of the addresses has not been programmed.

Only the lower 16 data bits stored at the activation addresses are evaluated; the upper eight bits and second 24-bit word written by the double-word programming (NVMOP[3:0]) should be written as '0's. The addresses can be programmed in any order and also during separate ICSP/Enhanced ICSP/RTSP sessions, but any attempt to program an incorrect 16-bit value or use a row programming operation to program the values will be aborted without altering the existing data.

#### TABLE 5-1: ICSP<sup>™</sup> WRITE INHIBIT ACTIVATION ADDRESSES AND DATA

|              | Configuration<br>Memory Address | ICSP™ Write<br>Inhibit Activation<br>Value |
|--------------|---------------------------------|--|
| Write Lock 1 | 0x801030                        | 0x006D63                                   |
| Write Lock 2 | 0x801034                        | 0x006870                                   |

NOTES:

# 6.0 RESETS

- Note 1: This data sheet summarizes the features of the dsPIC33CK64MP105 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Reset" (www.microchip.com/ DS70602) in the "dsPIC33/PIC24 Family Reference Manual".
  - 2: Some registers and associated bits described in this section may not be available on all devices.

The Reset module combines all Reset sources and controls the device Master Reset Signal, SYSRST. The following is a list of device Reset sources:

- · POR: Power-on Reset
- BOR: Brown-out Reset
- MCLR: Master Clear Pin Reset
- SWR: RESET Instruction
- WDTO: Watchdog Timer Time-out Reset
- CM: Configuration Mismatch Reset
- TRAPR: Trap Conflict Reset
- IOPUWR: Illegal Condition Device Reset
  - Illegal Opcode Reset
  - Uninitialized W Register Reset
  - Security Reset

A simplified block diagram of the Reset module is shown in Figure 6-1.

#### FIGURE 6-1: RESET SYSTEM BLOCK DIAGRAM

Any active source of Reset will make the SYSRST signal active. On system Reset, some of the registers associated with the CPU and peripherals are forced to a known Reset state and some are unaffected.

Note: Refer to the specific peripheral section or Section 4.0 "Memory Organization" of this manual for register Reset states.

All types of device Reset set a corresponding status bit in the RCON register to indicate the type of Reset (see Register 6-1).

A POR clears all the bits, except for the BOR and POR bits (RCON[1:0]) that are set. The user application can set or clear any bit, at any time, during code execution. The RCON bits only serve as status bits. Setting a particular Reset status bit in software does not cause a device Reset to occur.

The RCON register also has other bits associated with the Watchdog Timer and device power-saving states. The function of these bits is discussed in other sections of this manual.

Note: The status bits in the RCON register should be cleared after they are read so that the next RCON register value after a device Reset is meaningful.

For all Resets, the default clock source is determined by the FNOSC[2:0] bits in the FOSCSEL Configuration register. The value of the FNOSCx bits is loaded into the NOSC[2:0] (OSCCON[10:8]) bits on Reset, which in turn, initializes the system clock.



# 6.1 Reset Resources

Many useful resources are provided on the main product page of the Microchip website for the devices listed in this data sheet. This product page contains the latest updates and additional information.

### 6.1.1 KEY RESOURCES

- "Reset" (www.microchip.com/DS70602) in the "dsPIC33/PIC24 Family Reference Manual"
- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All Related "dsPIC33/PIC24 Family Reference Manual" Sections
- Development Tools

| R/W-0                   | R/W-0                    | U-0   | U-0                          | U-0  | U-0               | R/W-0             | R/W-0        |
|-------------------------|--------------------------|---|------------------------------|--|-------------------|-------------------|--------------|
| TRAPR                   | IOPUWR                   |   | _                            | _  |                   | СМ                | VREGS        |
| bit 15                  |                          |   |                              |  |                   |                   | bit          |
| R/W-1                   | R/W-0                    | r-0   | R/W-0                        | R/W-0  | R/W-0             | R/W-1             | R/W-1        |
| EXTR                    | SWR                      | 1-0   | WDTO                         | SLEEP  | IDLE              | BOR               | POR          |
| bit 7                   | 300                      |   | WDTO                         | JLEEF  | IDLE              | BOR               | bit          |
| Logondy                 |                          | r = Reserved  | hit                          |  |                   |                   |              |
| Legend:<br>R = Readable | a hit                    | W = Writable  |                              |  | montod bit rook   | d oo 'O'          |              |
| -n = Value at           |                          | '1' = Bit is se                                       |                              | '0' = Bit is cle                                   | nented bit, read  |                   | 0.011/0      |
|                         | PUR                      | I = DILIS SE  | L                            |  | aleu              | x = Bit is unk    | nown         |
| bit 15                  | 1 = A Trap Co            | Reset Flag bi<br>onflict Reset hi<br>onflict Reset hi | as occurred                  | ed   |                   |                   |              |
| bit 14                  | 1 = An illega<br>Address | l opcode dete<br>Pointer cause                        | ection, an ille<br>d a Reset | W Register Acc<br>gal address mo<br>Register Reset | ode or Uninitia   | lized W registe   | er used as a |
| bit 13-10               | -                        | ted: Read as  |                              | Register Reset                                     |                   | u                 |              |
| bit 9                   | •                        | ation Mismatc   |                              |  |                   |                   |              |
| bit 5                   | -                        | ration Mismat   | -                            | occurred   |                   |                   |              |
|                         | U U                      | ration Mismat   |                              |  |                   |                   |              |
| bit 8                   | VREGS: Volta             | age Regulator   | Standby Duri                 | ng Sleep bit                                       |                   |                   |              |
|                         |                          | egulator is act<br>egulator goes                      |                              | ep<br>mode during Sle                              | еер               |                   |              |
| bit 7                   | EXTR: Extern             | nal Reset (MC   | R) Pin bit                   | -  | -                 |                   |              |
|                         |                          | Clear (pin) Re<br>Clear (pin) Re                      |                              |  |                   |                   |              |
| bit 6                   | SWR: Softwa              | re RESET (Ins   | truction) Flag               | bit  |                   |                   |              |
|                         | -                        | instruction has                                       |                              |  |                   |                   |              |
| bit 5                   | Reserved: R              | ead as '0'  |                              |  |                   |                   |              |
| bit 4                   | WDTO: Watc               | hdog Timer Ti   | me-out Flag b                | it   |                   |                   |              |
|                         |                          | e-out has occu  |                              |  |                   |                   |              |
| bit 3                   | SLEEP: Wak               | e-up from Slee  | ep Flag bit                  |  |                   |                   |              |
|                         |                          | as been in Slee<br>as not been in                     |                              |  |                   |                   |              |
| bit 2                   | IDLE: Wake-u             | up from Idle FI                                       | ag bit                       |  |                   |                   |              |
|                         | 1 = Device ha            | as been in Idle                                       | mode                         |  |                   |                   |              |
|                         | 0 = Device ha            | as not been in  | Idle mode                    |  |                   |                   |              |
| bit 1                   |                          | out Reset Flag  | -                            |  |                   |                   |              |
|                         |                          | out Reset has<br>out Reset has                        |                              |  |                   |                   |              |
| bit 0                   | POR: Power-              | on Reset Flag   | bit                          |  |                   |                   |              |
|                         |                          | on Reset has o<br>on Reset has i                      |                              |  |                   |                   |              |
| Note 1: Al              | l of the Reset sta       | atus bits can be                                      | e set or cleare              | d in software. S                                   | Settina one of th | lese bits in soft | ware does no |

# REGISTER 6-1: RCON: RESET CONTROL REGISTER<sup>(1)</sup>

**Note 1:** All of the Reset status bits can be set or cleared in software. Setting one of these bits in software does not cause a device Reset.

NOTES:

# 7.0 INTERRUPT CONTROLLER

- Note 1: This data sheet summarizes the features of the dsPIC33CK64MP105 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Interrupts" (www.microchip.com/DS70000600) in the "dsPIC33/PIC24 Family Reference Manual".
  - 2: Some registers and associated bits described in this section may not be available on all devices.

The dsPIC33CK64MP105 family interrupt controller reduces the numerous peripheral interrupt request signals to a single interrupt request signal to the dsPIC33CK64MP105 family CPU.

The interrupt controller has the following features:

- Six Processor Exceptions and Software Traps
- · Seven User-Selectable Priority Levels
- Interrupt Vector Table (IVT) with a Unique Vector for each Interrupt or Exception Source
- Fixed Priority within a Specified User Priority Level
- · Fixed Interrupt Entry and Return Latencies
- Alternate Interrupt Vector Table (AIVT) for Debug Support

# 7.1 Interrupt Vector Table

The dsPIC33CK64MP105 family Interrupt Vector Table (IVT), shown in Figure 7-1, resides in program memory, starting at location, 000004h. The IVT contains six non-maskable trap vectors and up to 246 sources of interrupts. In general, each interrupt source has its own vector. Each interrupt vector contains a 24-bit wide address. The value programmed into each interrupt vector location is the starting address of the associated Interrupt Service Routine (ISR).

Interrupt vectors are prioritized in terms of their natural priority. This priority is linked to their position in the vector table. Lower addresses generally have a higher natural priority. For example, the interrupt associated with Vector 0 takes priority over interrupts at any other vector address.

#### 7.1.1 ALTERNATE INTERRUPT VECTOR TABLE

The Alternate Interrupt Vector Table (AIVT), shown in Figure 7-2, is available only when the Boot Segment (BS) is defined and the AIVT has been enabled. To enable the Alternate Interrupt Vector Table, the Configuration bits, BSEN and AIVTDIS in the FSEC register, must be programmed, and the AIVTEN bit must be set (INTCON2[8] = 1). When the AIVT is enabled, all interrupt and exception processes use the alternate vectors instead of the default vectors. The AIVT begins at the start of the last page of the Boot Segment, defined by BSLIM[12:0]. The second half of the page is no longer usable space. The Boot Segment must be at least two pages to enable the AIVT.

Note: Although the Boot Segment must be enabled in order to enable the AIVT, application code does not need to be present inside of the Boot Segment. The AIVT (and IVT) will inherit the Boot Segment code protection.

The AIVT supports debugging by providing a means to switch between an application and a support environment without requiring the interrupt vectors to be reprogrammed. This feature also enables switching between applications for evaluation of different software algorithms at run time.

# 7.2 Reset Sequence

A device Reset is not a true exception because the interrupt controller is not involved in the Reset process. The dsPIC33CK64MP105 family devices clear their registers in response to a Reset, which forces the PC to zero. The device then begins program execution at location, 0x000000. A GOTO instruction at the Reset address can redirect program execution to the appropriate start-up routine.

**Note:** Any unimplemented or unused vector locations in the IVT should be programmed with the address of a default interrupt handler routine that contains a RESET instruction.

# dsPIC33CK64MP105 FAMILY





|                                     | MPLAB <sup>®</sup> XC16 | IVT      |                   | Trap Bit Locatio | n           |          |
|-------------------------------------|-------------------------|----------|-------------------|------------------|-------------|----------|
| Trap Description                    | Trap ISR Name           | Address  | Interrupt<br>Flag | Туре             | Enable      | Priority |
| Oscillator Failure                  | _OscillatorFail         | 0x000004 | INTCON1[1]        | _                | _           | 15       |
| Address Error                       | _AddressError           | 0x000006 | INTCON1[3]        | _                | _           | 14       |
| ECC Double-Bit Error                | _HardTrapError          | 0x000008 | INTCON4[1]        | _                | _           | 13       |
| Software Generated Trap             | _HardTrapError          | 0x000008 | INTCON4[0]        | _                | INTCON2[13] | 13       |
| Stack Error                         | _StackError             | 0x00000A | INTCON1[2]        | _                | —           | 12       |
| Overflow Accumulator A              | _MathError              | 0x00000C | INTCON1[4]        | INTCON1[14]      | INTCON1[10] | 11       |
| Overflow Accumulator B              | _MathError              | 0x00000C | INTCON1[4]        | INTCON1[13]      | INTCON1[9]  | 11       |
| Catastrophic Overflow Accumulator A | _MathError              | 0x00000C | INTCON1[4]        | INTCON1[12]      | INTCON1[8]  | 11       |
| Catastrophic Overflow Accumulator B | _MathError              | 0x00000C | INTCON1[4]        | INTCON1[11]      | INTCON1[8]  | 11       |
| Shift Accumulator Error             | _MathError              | 0x00000C | INTCON1[4]        | INTCON1[7]       | INTCON1[8]  | 11       |
| Divide-by-Zero Error                | _MathError              | 0x00000C | INTCON1[4]        | INTCON1[6]       | INTCON1[8]  | 11       |
| Reserved                            | Reserved                | 0x00000E | —                 | _                | —           | —        |
| NVM Address Error                   | _SoftTrapError          | 0x000010 | INTCON3[8]        | _                | —           | 9        |
| DO Stack Overflow                   | _SoftTrapError          | 0x000010 | INTCON3[4]        |                  |             | 9        |
| APLL Loss of Lock                   | _SoftTrapError          | 0x000010 | INTCON3[0]        |                  |             | 9        |
| Reserved                            | Reserved                | 0x000012 | _                 |                  |             | _        |

# TABLE 7-1: TRAP VECTOR DETAILS

|                                | MPLAB <sup>®</sup> XC16 | Vector | IRQ   |                   | Interrupt Bit Location |          |              |  |  |
|--------------------------------|-------------------------|--------|-------|-------------------|------------------------|----------|--------------|--|--|
| Interrupt Source               | ISR Name                | #      | #     | IVT Address       | Flag                   | Enable   | Priority     |  |  |
| External Interrupt 0           | _INT0Interrupt          | 8      | 0     | 0x000014          | IFS0[0]                | IEC0[0]  | IPC0[2:0]    |  |  |
| Timer1                         | _T1Interrupt            | 9      | 1     | 0x000016          | IFS0[1]                | IEC0[1]  | IPC0[6:4]    |  |  |
| Change Notice Interrupt A      | _CNAInterrupt           | 10     | 2     | 0x000018          | IFS0[2]                | IEC0[2]  | IPC0[10:8]   |  |  |
| Change Notice Interrupt B      | _CNBInterrupt           | 11     | 3     | 0x00001A          | IFS0[3]                | IEC0[3]  | IPC0[14:12]  |  |  |
| DMA Channel 0                  | _DMA0Interrupt          | 12     | 4     | 0x00001C          | IFS0[4]                | IEC0[4]  | IPC1[2:0]    |  |  |
| Reserved                       | Reserved                | 13     | 5     | 0x00001E          |                        | _        | _            |  |  |
| Input Capture/Output Compare 1 | _CCP1Interrupt          | 14     | 6     | 0x000020          | IFS0[6]                | IEC0[6]  | IPC1[10:8]   |  |  |
| CCP1 Timer                     | _CCT1Interrupt          | 15     | 7     | 0x000022          | IFS0[7]                | IEC0[7]  | IPC1[14:12]  |  |  |
| DMA Channel 1                  | _DMA1Interrupt          | 16     | 8     | 0x000024          | IFS0[8]                | IEC0[8]  | IPC2[2:0]    |  |  |
| SPI1 Receiver                  | _SPI1RXInterrupt        | 17     | 9     | 0x000026          | IFS0[9]                | IEC0[9]  | IPC2[6:4]    |  |  |
| SPI1 Transmitter               | _SPI1TXInterrupt        | 18     | 10    | 0x000028          | IFS0[10]               | IEC0[10] | IPC2[10:8]   |  |  |
| UART1 Receiver                 | _U1RXInterrupt          | 19     | 11    | 0x00002A          | IFS0[11]               | IEC0[11] | IPC2[14:12]  |  |  |
| UART1 Transmitter              | _U1TXInterrupt          | 20     | 12    | 0x00002C          | IFS0[12]               | IEC0[12] | IPC3[2:0]    |  |  |
| ECC Single-Bit Error           | _ECCSBEInterrupt        | 21     | 13    | 0x00002E          | IFS0[13]               | IEC0[13] | IPC3[6:4]    |  |  |
| NVM Write Complete             | _NVMInterrupt           | 22     | 14    | 0x000030          | IFS0[14]               | IEC0[14] | IPC3[10:8]   |  |  |
| External Interrupt 1           | _INT1Interrupt          | 23     | 15    | 0x000032          | IFS0[15]               | IEC0[15] | IPC3[14:12]  |  |  |
| I2C1 Slave Event               | _SI2C1Interrupt         | 24     | 16    | 0x000034          | IFS1[0]                | IEC1[0]  | IPC4[2:0]    |  |  |
| I2C1 Master Event              | _MI2C1Interrupt         | 25     | 17    | 0x000036          | IFS1[1]                | IEC1[1]  | IPC4[6:4]    |  |  |
| DMA Channel 2                  | _DMA2Interrupt          | 26     | 18    | 0x000038          | IFS1[2]                | IEC1[2]  | IPC4[10:8]   |  |  |
| Change Notice Interrupt C      | _CNCInterrupt           | 27     | 19    | 0x00003A          | IFS1[3]                | IEC1[3]  | IPC4[14:12]  |  |  |
| External Interrupt 2           | _INT2Interrupt          | 28     | 20    | 0x00003C          | IFS1[4]                | IEC1[4]  | IPC5[2:0]    |  |  |
| DMA Channel 3                  | _DMA3Interrupt          | 29     | 21    | 0x00003E          | IFS1[5]                | IEC1[5]  | IPC5[6:4]    |  |  |
| Reserved                       | Reserved                | 30     | 22    | 0x000040          |                        | _        | _            |  |  |
| Input Capture/Output Compare 2 | _CCP2Interrupt          | 31     | 23    | 0x000042          | IFS1[7]                | IEC1[7]  | IPC5[14:12]  |  |  |
| CCP2 Timer                     | _CCT2Interrupt          | 32     | 24    | 0x000044          | IFS1[8]                | IEC1[8]  | IPC6[2:0]    |  |  |
| Reserved                       | Reserved                | 33     | 25    | 0x000046          | _                      | _        | _            |  |  |
| External Interrupt 3           | _INT3Interrupt          | 34     | 26    | 0x000048          | IFS1[10]               | IEC1[10] | IPC6[10:8]   |  |  |
| U2RX – UART2 Receiver          | _U2RXInterrupt          | 35     | 27    | 0x00004A          | IFS1[11]               | IEC1[11] | IPC6[14:12]  |  |  |
| U2TX – UART2 Transmitter       | _U2TXInterrupt          | 36     | 28    | 0x00004C          | IFS1[12]               | IEC1[12] | IPC7[2:0]    |  |  |
| SPI2 Receiver                  | _SPI2RXInterrupt        | 37     | 29    | 0x00004E          | IFS1[13]               | IEC1[13] | IPC7[6:4]    |  |  |
| SPI2 Transmitter               | _SPI2TXInterrupt        | 38     | 30    | 0x000050          | IFS1[14]               | IEC1[14] | IPC7[10:8]   |  |  |
| Reserved                       | Reserved                | 39-42  | 31-34 | 0x000052-0x000058 |                        | _        | _            |  |  |
| Input Capture/Output Compare 3 | _CCP3Interrupt          | 43     | 35    | 0x00005A          | IFS2[3]                | IEC2[3]  | IPC8[14:12]  |  |  |
| CCP3 Timer                     | _CCT3Interrupt          | 44     | 36    | 0x00005C          | IFS2[4]                | IEC2[4]  | IPC9[2:0]    |  |  |
| I2C2 Slave Event               | _SI2C2Interrupt         | 45     | 37    | 0x00005E          | IFS2[5]                | IEC2[5]  | IPC9[6:4]    |  |  |
| I2C2 Master Event              | _MI2C2Interrupt         | 46     | 38    | 0x000060          | IFS2[6]                | IEC2[6]  | IPC9[10:8]   |  |  |
| Reserved                       | Reserved                | 47     | 39    | 0x000062          | _                      | —        | —            |  |  |
| Input Capture/Output Compare 4 | _CCP4Interrupt          | 48     | 40    | 0x000064          | IFS2[8]                | IEC2[8]  | IPC10[2:0]   |  |  |
| CCP4 Timer                     | _CCT4Interrupt          | 49     | 41    | 0x000066          | IFS2[9]                | IEC2[9]  | IPC10[6:4]   |  |  |
| Reserved                       | Reserved                | 50     | 42    | 0x000068          |                        | —        |              |  |  |
| Input Capture/Output Compare 5 | _CCP5Interrupt          | 51     | 43    | 0x00006A          | IFS2[11]               | IEC2[11] | IPC10[14:12] |  |  |
| CCP5 Timer                     | _CCT5Interrupt          | 52     | 44    | 0x00006C          | IFS2[12]               | IEC2[12] | IPC11[2:0]   |  |  |
| Deadman Timer                  | _DMTInterrupt           | 53     | 45    | 0x00006E          | IFS2[13]               | IEC2[13] | IPC11[6:4]   |  |  |
| Reserved                       | Reserved                | 54-55  | 46-47 | 0x000070-0x000072 | _                      | —        | _            |  |  |

### TABLE 7-2: INTERRUPT VECTOR DETAILS

# TABLE 7-2: INTERRUPT VECTOR DETAILS (CONTINUED)

|                              | MPLAB <sup>®</sup> XC16 | Vector | IRQ   |                   | Int      | errupt Bit Lo | ocation      |
|------------------------------|-------------------------|--------|-------|-------------------|----------|---------------|--------------|
| Interrupt Source             | ISR Name                | #      | #     | IVT Address       | Flag     | Enable        | Priority     |
| QEI Position Counter Compare | _QEI1Interrupt          | 56     | 48    | 0x000074          | IFS3[0]  | IEC3[0]       | IPC12[2:0]   |
| UART1 Error                  | _U1EInterrupt           | 57     | 49    | 0x000076          | IFS3[1]  | IEC3[1]       | IPC12[6:4]   |
| UART2 Error                  | _U2EInterrupt           | 58     | 50    | 0x000078          | IFS3[2]  | IEC3[2]       | IPC12[10:8]  |
| CRC Generator                | _CRCInterrupt           | 59     | 51    | 0x00007A          | IFS3[3]  | IEC3[3]       | IPC12[14:12] |
| Reserved                     | Reserved                | 60-61  | 52-53 | 0x00007C-0x00007E | _        | _             | —            |
| QEI Position Counter Compare | _QEI2Interrupt          | 62     | 54    | 0x000080          | IFS3[6]  | IEC3[6]       | IPC13[10:8]  |
| Reserved                     | Reserved                | 63     | 55    | 0x000082          | _        | —             | —            |
| UART3 Error                  | _U3EInterrupt           | 64     | 56    | 0x000084          | IFS3[8]  | IEC3[8]       | IPC14[2:0]   |
| UART3 Receiver               | _U3RXInterrupt          | 65     | 57    | 0x000086          | IFS3[9]  | IEC3[9]       | IPC14[6:4]   |
| UART3 Transmitter            | _U3TXInterrupt          | 66     | 58    | 0x000088          | IFS3[10] | IEC3[10]      | IPC14[10:8]  |
| SPI3 Receiver                | _SPI3RXInterrupt        | 67     | 59    | 0x00008A          | IFS3[11] | IEC3[11]      | IPC14[14:12] |
| SPI3 Transmitter             | _SPI3TXInterrupt        | 68     | 60    | 0x00008C          | IFS3[12] | IEC3[12]      | IPC15[2:0]   |
| Reserved                     | Reserved                | 69-70  | 61-62 | 0x00008E-0x000090 | _        | _             | _            |
| PTG Step                     | _PTGSTEPInterrupt       | 71     | 63    | 0x000092          | IFS3[15] | IEC3[15]      | IPC15[14:12] |
| I2C1 Bus Collision           | _I2C1BCInterrupt        | 72     | 64    | 0x000094          | IFS4[0]  | IEC4[0]       | IPC16[2:0]   |
| I2C2 Bus Collision           | _I2C2BCInterrupt        | 73     | 65    | 0x000096          | IFS4[1]  | IEC4[1]       | IPC16[6:4]   |
| Reserved                     | Reserved                | 74     | 66    | 0x000098          |          | _             | _            |
| PWM Generator 1              | _PWM1Interrupt          | 75     | 67    | 0x00009A          | IFS4[3]  | IEC4[3]       | IPC16[14:12] |
| PWM Generator 2              | _PWM2Interrupt          | 76     | 68    | 0x00009C          | IFS4[4]  | IEC4[4]       | IPC17[2:0]   |
| PWM Generator 3              | _PWM3Interrupt          | 77     | 69    | 0x00009E          | IFS4[5]  | IEC4[5]       | IPC17[6:4]   |
| PWM Generator 4              | _PWM4Interrupt          | 78     | 70    | 0x0000A0          | IFS4[6]  | IEC4[6]       | IPC17[10:8]  |
| Reserved                     | Reserved                | 79-82  | 71-74 | 0x0000A2-0x0000A8 | _        | —             | —            |
| Change Notice D              | _CNDInterrupt           | 83     | 75    | 0x0000AA          | IFS4[11] | IEC4[11]      | IPC18[14:12] |
| Reserved                     | Reserved                | 84     | 76    | 0x0000AC          |          | _             | —            |
| Comparator 1                 | _CMP1Interrupt          | 85     | 77    | 0x0000AE          | IFS4[13] | IEC4[13]      | IPC19[6:4]   |
| Comparator 2                 | _CMP2Interrupt          | 86     | 78    | 0x0000B0          | IFS4[14] | IEC4[14]      | IPC19[10:8]  |
| Comparator 3                 | _CMP3Interrupt          | 87     | 79    | 0x0000B2          | IFS4[15] | IEC4[15]      | IPC19[14:12] |
| Reserved                     | Reserved                | 88     | 80    | 0x0000B4          |          | _             | _            |
| PTG Watchdog Timer Time-out  | _PTGWDTInterrupt        | 89     | 81    | 0x0000B6          | IFS5[1]  | IEC5[1]       | IPC20[6:4]   |
| PTG Trigger 0                | _PTG0Interrupt          | 90     | 82    | 0x0000B8          | IFS5[2]  | IEC5[2]       | IPC20[10:8]  |
| PTG Trigger 1                | _PTG1Interrupt          | 91     | 83    | 0x0000BA          | IFS5[3]  | IEC5[3]       | IPC20[14:12] |
| PTG Trigger 2                | _PTG2Interrupt          | 92     | 84    | 0x0000BC          | IFS5[4]  | IEC5[4]       | IPC21[2:0]   |
| PTG Trigger 3                | _PTG3Interrupt          | 93     | 85    | 0x0000BE          | IFS5[5]  | IEC5[6]       | IPC21[6:4]   |
| SENT1 TX/RX                  | _SENT1Interrupt         | 94     | 86    | 0x0000C0          | IFS5[6]  | IEC5[6]       | IPC21[10:8]  |
| SENT1 Error                  | _SENT1EInterrupt        | 95     | 87    | 0x0000C2          | IFS5[7]  | IEC5[7]       | IPC21[14:12] |
| SENT2 TX/RX                  | _SENT2Interrupt         | 96     | 88    | 0x0000C4          | IFS5[8]  | IEC5[8]       | IPC22[2:0]   |
| SENT2 Error                  | _SENT2EInterrupt        | 97     | 89    | 0x0000C6          | IFS5[9]  | IEC5[9]       | IPC22[6:4]   |
| ADC Global Interrupt         | _ADCInterrupt           | 98     | 90    | 0x0000C8          | IFS5[10] | IEC5[10]      | IPC22[10:8]  |

| lateran ( 0              | MPLAB <sup>®</sup> XC16 | Vector  | IRQ     |                   | Int       | errupt Bit Lo | ocation      |
|--------------------------|-------------------------|---------|---------|-------------------|-----------|---------------|--------------|
| Interrupt Source         | ISR Name                | #       | #       | IVT Address       | Flag      | Enable        | Priority     |
| ADC AN0 Interrupt        | _ADCAN0Interrupt        | 99      | 91      | 0x0000CA          | IFS5[11]  | IEC5[11]      | IPC22[14:12] |
| ADC AN1 Interrupt        | _ADCAN1Interrupt        | 100     | 92      | 0x0000CC          | IFS5[12]  | IEC5[12]      | IPC23[2:0]   |
| ADC AN2 Interrupt        | _ADCAN2Interrupt        | 101     | 93      | 0x0000CE          | IFS5[13]  | IEC5[13]      | IPC23[6:4]   |
| ADC AN3 Interrupt        | _ADCAN3Interrupt        | 102     | 94      | 0x0000D0          | IFS5[14]  | IEC5[14]      | IPC23[10:8]  |
| ADC AN4 Interrupt        | _ADCAN4Interrupt        | 103     | 95      | 0x0000D2          | IFS5[15]  | IEC5[15]      | IPC23[14:12] |
| ADC AN5 Interrupt        | _ADCAN5Interrupt        | 104     | 96      | 0x0000D4          | IFS6[0]   | IEC6[0]       | IPC24[2:0]   |
| ADC AN6 Interrupt        | _ADCAN6Interrupt        | 105     | 97      | 0x0000D6          | IFS6[1]   | IEC6[1]       | IPC24[6:4]   |
| ADC AN7 Interrupt        | _ADCAN7Interrupt        | 106     | 98      | 0x0000D8          | IFS6[2]   | IEC6[2]       | IPC24[10:8]  |
| ADC AN8 Interrupt        | _ADCAN8Interrupt        | 107     | 99      | 0x0000DA          | IFS6[3]   | IEC6[3]       | IPC24[14:12] |
| ADC AN9 Interrupt        | _ADCAN9Interrupt        | 108     | 100     | 0x0000DC          | IFS6[4]   | IEC6[4]       | IPC25[2:0]   |
| ADC AN10 Interrupt       | _ADCAN10Interrupt       | 109     | 101     | 0x0000DE          | IFS6[5]   | IEC6[5]       | IPC25[6:4]   |
| ADC AN11 Interrupt       | _ADCAN11Interrupt       | 110     | 102     | 0x0000E0          | IFS6[6]   | IEC6[6]       | IPC25[10:8]  |
| ADC AN12 Interrupt       | _ADCAN12Interrupt       | 111     | 103     | 0x0000E2          | IFS6[7]   | IEC6[7]       | IPC25[14:12] |
| ADC AN13 Interrupt       | _ADCAN13Interrupt       | 112     | 104     | 0x0000E4          | IFS6[8]   | IEC6[8]       | IPC26[2:0]   |
| ADC AN14 Interrupt       | _ADCAN14Interrupt       | 113     | 105     | 0x0000E6          | IFS6[9]   | IEC6[9]       | IPC26[6:4]   |
| ADC AN15 Interrupt       | ADCAN15Interrupt        | 114     | 106     | 0x0000E8          | IFS6[10]  | IEC6[10]      | IPC26[10:8]  |
| ADC AN16 Interrupt       | ADCAN16Interrupt        | 115     | 107     | 0x0000EA          | IFS6[11]  | IEC6[11]      | IPC26[14:12] |
| ADC AN17 Interrupt       | _ADCAN17Interrupt       | 116     | 108     | 0x0000EC          | IFS6[12]  | IEC6[12]      | IPC27[2:0]   |
| ADC AN18 Interrupt       | _ADCAN18Interrupt       | 117     | 109     | 0x0000EE          | IFS6[13]  | IEC6[13]      | IPC27[6:4]   |
| ADC AN19 Interrupt       | ADCAN19Interrupt        | 118     | 110     | 0x0000F0          | IFS6[14]  | IEC6[14]      | IPC27[10:8]  |
| ADC AN20 Interrupt       | _ADCAN20Interrupt       | 119     | 111     | 0x0000F2          | IFS6[15]  | IEC6[15]      | IPC27[14:12] |
| Reserved                 |                         | 120-123 | 112-115 | 0x0000F4-0x0000FA | _         | _             | _            |
| ADC Digital Comparator 0 | _ADCMP0Interrupt        | 124     | 116     | 0x0000FC          | IFS7[4]   | IEC7[4]       | IPC29[2:0]   |
| ADC Digital Comparator 1 | ADCMP1Interrupt         | 125     | 117     | 0x0000FE          | IFS7[5]   | IEC7[5]       | IPC29[6:4]   |
| ADC Digital Comparator 2 | _ADCMP2Interrupt        | 126     | 118     | 0x000100          | IFS7[6]   | IEC7[6]       | IPC29[10:8]  |
| ADC Digital Comparator 3 | ADCMP3Interrupt         | 127     | 119     | 0x000102          | IFS7[7]   | IEC7[7]       | IPC29[14:12] |
| ADC Oversample Filter 0  | ADFLTR0Interrupt        | 128     | 120     | 0x000104          | IFS7[8]   | IEC7[8]       | IPC30[2:0]   |
| ADC Oversample Filter 1  | ADFLTR1Interrupt        | 129     | 121     | 0x000106          | IFS7[9]   | IEC7[9]       | IPC30[6:4]   |
| ADC Oversample Filter 2  | ADFLTR2Interrupt        | 130     | 122     | 0x000108          | IFS7[10]  | IEC7[10]      | IPC30[10:8]  |
| ADC Oversample Filter 3  | _ADFLTR3Interrupt       | 131     | 123     | 0x00010A          | IFS7[11]  | IEC7[11]      | IPC30[14:12] |
| CLC1 Positive Edge       | <br>CLC1PInterrupt      | 132     | 124     | 0x00010C          | IFS7[12]  | IEC7[12]      | IPC31[2:0]   |
| CLC2 Positive Edge       | CLC2PInterrupt          | 133     | 125     | 0x00010E          | IFS7[13]  | IEC7[13]      | IPC31[6:4]   |
| SPI1 Error               | SPI1Interrupt           | 134     | 126     | 0x000110          | IFS7[14]  | IEC7[14]      | IPC31[10:8]  |
| SPI2 Error               | SPI2Interrupt           | 135     | 127     | 0x000112          | IFS7[15]  | IEC7[15]      | IPC31[14:12] |
| SPI3 Error               | <br>_SPI3Interrupt      | 136     | 128     | 0x000114          | IFS8[0]   | IEC8[0]       | IPC32[2:0]   |
| Reserved                 | Reserved                | 137-176 | 129-168 | 0x000116-0x000164 | _         | _             | _            |
| PEVTA – PWM Event A      | PEVTAInterrupt          | 177     | 169     | 0x000166          | IFS10[9]  | IEC10[9]      | IPC42[6:4]   |
| PEVTB – PWM Event B      | <br>_PEVTBInterrupt     | 178     | 170     | 0x000168          | IFS10[10] | IEC10[10]     | IPC42[10:8]  |
| PEVTC – PWM Event C      | <br>_PEVTCInterrupt     | 179     | 171     | 0x00016A          | IFS10[11] | IEC10[11]     | IPC42[14:12] |
| PEVTD – PWM Event D      | PEVTDInterrupt          | 180     | 172     | 0x00016C          | IFS10[12] | IEC10[12]     | IPC43[2:0]   |
| PEVTE – PWM Event E      | PEVTEInterrupt          | 181     | 173     | 0x00016E          | IFS10[13] | IEC10[13]     | IPC43[6:4]   |
| PEVTF – PWM Event F      | PEVTFInterrupt          | 182     | 174     | 0x000170          | IFS10[14] | IEC10[14]     | IPC43[10:8]  |

| <b>TABLE 7-2:</b> | INTERRUPT VECTOR DETAILS (CONTINU | JED) |
|-------------------|-----------------------------------|------|
|-------------------|-----------------------------------|------|

| <b>TABLE 7-2</b> : | INTERRUPT VECTOR DETAILS (CONTINUED) |
|--------------------|--------------------------------------|
|--------------------|--------------------------------------|

|                    | MPLAB <sup>®</sup> XC16 | Vector  | IRQ     |                   | Int       | errupt Bit Lo | ocation       |
|--------------------|-------------------------|---------|---------|-------------------|-----------|---------------|---------------|
| Interrupt Source   | ISR Name                | #       | #       | IVT Address       | Flag      | Enable        | Priority      |
| CLC3 Positive Edge | _CLC3PInterrupt         | 183     | 175     | 0x000172          | IFS10[15] | IEC10[15]     | IPC43[14:12]  |
| CLC4 Positive Edge | _CLC4PInterrupt         | 184     | 176     | 0x000174          | IFS11[0]  | IEC11[0]      | IPC44[2:0]    |
| CLC1 Negative Edge | _CLC1NInterrupt         | 185     | 177     | 0x000176          | IFS11[1]  | IEC11[1]      | IPC44[6:4]    |
| CLC2 Negative Edge | _CLC2NInterrupt         | 186     | 178     | 0x000178          | IFS11[2]  | IEC11[2]      | IPC44[10:8]   |
| CLC3 Negative Edge | _CLC3NInterrupt         | 187     | 179     | 0x00017A          | IFS11[3]  | IEC11[3]      | IPC44[14:]12] |
| CLC4 Negative Edge | _CLC4NInterrupt         | 188     | 180     | 0x00017C          | IFS11[4]  | IEC11[4]      | IPC45[2:0]    |
| Reserved           | Reserved                | 189-196 | 181-188 | 0x0017E-0x0018C   | _         | _             | _             |
| UART1 Event        | _U1EVTInterrupt         | 197     | 189     | 0x00018E          | IFS11[13] | IF2C11[13]    | IPC47[6:4]    |
| UART2 Event        | _U2EVTInterrupt         | 198     | 190     | 0x000190          | IFS11[14] | IF2C11[14]    | IPC47[12:8]   |
| UART3 Event        | _U3EVTInterrupt         | 199     | 191     | 0x000192          | IFS11[15] | IF2C11[15]    | IPC47[14:12]  |
| Reserved           | Reserved                | 200-255 | 192-247 | 0x000194-0x0001FE | _         | —             | —             |

# TABLE 7-3: INTERRUPT FLAG REGISTERS

| Register | Address | Bit 15         | Bit14     | Bit 13    | Bit 12          | Bit 11          | Bit 10        | Bit 9         | Bit 8     | Bit 7     | Bit 6     | Bit 5     | Bit 4    | Bit 3    | Bit 2    | Bit 1    | Bit 0    |
|----------|---------|----------------|-----------|-----------|-----------------|-----------------|---------------|---------------|-----------|-----------|-----------|-----------|----------|----------|----------|----------|----------|
| IFS0     | 800h    | INT1IF         | NVMIF     | ECCSBEIF  | U1TXIF          | U1RXIF          | SPI1TXIF      | SPI1RXIF      | DMA1IF    | CCT1IF    | CCP1IF    | _         | DMA0IF   | CNBIF    | CNAIF    | T1IF     | INT0IF   |
| IFS1     | 802h    | _              | SPI2TXIF  | SPI2RXIF  | U2TXIF          | U2RXIF          | INT3IF        | _             | CCT2IF    | CCP2IF    | _         | DMA3IF    | INT2IF   | CNCIF    | DMA2IF   | MI2C1IF  | SI2C1IF  |
| IFS2     | 804h    | _              | _         | DMTIF     | CCT5IF          | CCP5IF          | _             | CCT4IF        | CCP4IF    | _         | MI2C2IF   | SI2C2IF   | CCT3IF   | CCP3IF   | _        | _        | _        |
| IFS3     | 806h    | PTGSTEPIF      | _         | _         | <b>SPI3TXIF</b> | <b>SPI3RXIF</b> | <b>U3TXIF</b> | <b>U3RXIF</b> | U3EIF     | _         | QEI2IF    | _         | _        | CRCIF    | U2EIF    | U1EIF    | QEI1IF   |
| IFS4     | 808h    | CMP3IF         | CMP2IF    | CMP1IF    | _               | CNDIF           | _             | _             | _         | _         | PWM4IF    | PWM3IF    | PWM2IF   | PWM1IF   | _        | I2C2BCIF | I2C1BCIF |
| IFS5     | 80Ah    | ADCAN4IF       | ADCAN3IF  | ADCAN2IF  | ADCAN1IF        | ADCAN0IF        | ADCIF         | SENT2EIF      | SENT2IF   | SENT1EIF  | SENT1IF   | PTG3IF    | PTG2IF   | PTG1IF   | PTG0IF   | PTGWDTIF | _        |
| IFS6     | 80Ch    | ADCAN20IF      | ADCAN19IF | ADCAN18IF | ADCAN17IF       | ADCAN16IF       | ADCAN15IF     | ADCAN14IF     | ADCAN13IF | ADCAN12IF | ADCAN11IF | ADCAN10IF | ADCAN9IF | ADCAN8IF | ADCAN7IF | ADCAN6IF | ADCAN5IF |
| IFS7     | 80Eh    | SPI2GIF        | SPI1GIF   | CLC2PIF   | CLC1PIF         | ADFLTR3IF       | ADFLTR2IF     | ADFLTR1IF     | ADFLTR0IF | ADCMP3IF  | ADCMP2IF  | ADCMP1IF  | ADCMP0IF | —        | _        | _        | —        |
| IFS8     | 810h    | _              | _         | _         | _               | _               | _             | _             | _         | _         | _         | _         | _        | —        | _        | _        | SPI3GIF  |
| IFS10    | 814h    | CLC3PIF        | PEVTFIF   | PEVTEIF   | PEVTDIF         | PEVTCIF         | PEVTBIF       | PEVTAIF       | _         | _         | _         | _         | _        | —        | _        | _        | —        |
| IFS11    | 816h    | <b>U3EVTIF</b> | U2EVTIF   | U1EVTIF   | _               | -               | —             | _             | _         | _         | —         |           | CLC4NIF  | CLC3NIF  | CLC2NIF  | CLC1NIF  | CLC4PIF  |

Legend: — = Unimplemented.

# TABLE 7-4: INTERRUPT ENABLE REGISTERS

| Register | Address | Bit 15         | Bit14     | Bit 13    | Bit 12          | Bit 11    | Bit 10        | Bit 9         | Bit 8        | Bit 7     | Bit 6     | Bit 5     | Bit 4    | Bit 3    | Bit 2    | Bit 1    | Bit 0    |
|----------|---------|----------------|-----------|-----------|-----------------|-----------|---------------|---------------|--------------|-----------|-----------|-----------|----------|----------|----------|----------|----------|
| IEC0     | 820h    | INT1IE         | NVMIE     | ECCSBEIE  | U1TXIE          | U1RXIE    | SPI1TXIE      | SPI1RXIE      | DMA1IE       | CCT1IE    | CCP1IE    | _         | DMA0IE   | CNBIE    | CNAIE    | T1IE     | INT0IE   |
| IEC1     | 822h    | -              | SPI2TXIE  | SPI2RXIE  | U2TXIE          | U2RXIE    | INT3IE        | _             | CCT2IE       | CCP2IE    | _         | DMA3IE    | INT2IE   | CNCIE    | DMA2IE   | MI2C1IE  | SI2C1IE  |
| IEC2     | 824h    | -              | _         | DMTIE     | CCT5IE          | CCP5IE    | _             | CCT4IE        | CCP4IE       | _         | MI2C2IE   | SI2C2IE   | CCT3IE   | CCP3IE   | _        | _        | _        |
| IEC3     | 826h    | PTGSTEPIE      | _         | _         | <b>SPI3TXIE</b> | SPI3RXIE  | <b>U3TXIE</b> | <b>U3RXIE</b> | <b>U3EIE</b> | _         | QEI2IE    |           | _        | CRCIE    | U2EIE    | U1EIE    | QEI1IE   |
| IEC4     | 828h    | CMP3IE         | CMP2IE    | CMP1IE    | _               | CNDIE     | _             | _             | _            | _         | PWM4IE    | PWM3IE    | PWM2IE   | PWM1IE   | _        | I2C2BCIE | I2C1BCIE |
| IEC5     | 82Ah    | ADCAN4IE       | ADCAN3IE  | ADCAN2IE  | ADCAN1IE        | ADCAN0IE  | ADCIE         | SENT2EIE      | SENT2IE      | SENT1EIE  | SENT1IE   | PTG3IE    | PTG2IE   | PTG1IE   | PTG0IE   | PTGWDTIE | _        |
| IEC6     | 82Ch    | ADCAN20IE      | ADCAN19IE | ADCAN18IE | ADCAN17IE       | ADCAN16IE | ADCAN15IE     | ADCAN14IE     | ADCAN13IE    | ADCAN12IE | ADCAN11IE | ADCAN10IE | ADCAN9IE | ADCAN8IE | ADCAN7IE | ADCAN6IE | ADCAN5IE |
| IEC7     | 82Eh    | SPI2GIE        | SPI1GIE   | CLC2PIE   | CLC1PIE         | ADFLTR3IE | ADFLTR2IE     | ADFLTR1IE     | ADFLTR0IE    | ADCMP3IE  | ADCMP2IE  | ADCMP1IE  | ADCMP0IE | _        | _        | —        | _        |
| IEC8     | 830h    | _              | _         | _         | _               | _         | _             | _             | —            | _         | _         | _         | _        | _        | _        | —        | SPI3GIE  |
| IEC10    | 834h    | CLC3PIE        | PEVTFIE   | PEVTEIE   | PEVTDIE         | PEVTCIE   | PEVTBIE       | PEVTAIE       | —            | _         | _         | _         | _        | _        | _        | —        | _        |
| IEC11    | 836h    | <b>U3EVTIE</b> | U2EVTIE   | U1EVTIE   | _               | _         | _             | _             | —            | _         | —         | _         | CLC4NIE  | CLC3NIE  | CLC2NIE  | CLC1NIE  | CLC4PIE  |

Legend: — = Unimplemented.

#### **TABLE 7-5**: INTERRUPT PRIORITY REGISTERS

| Register | Address | Bit 15 | Bit14      | Bit 13     | Bit 12     | Bit 11 | Bit 10     | Bit 9      | Bit 8      | Bit 7 | Bit 6      | Bit 5      | Bit 4      | Bit 3 | Bit 2      | Bit 1      | Bit 0    |
|----------|---------|--------|------------|------------|------------|--------|------------|------------|------------|-------|------------|------------|------------|-------|------------|------------|----------|
| IPC0     | 840h    |        | CNBIP2     | CNBIP1     | CNBIP0     | _      | CNAIP2     | CNAIP1     | CNAIP0     | _     | T1IP2      | T1IP1      | T1IP0      | _     | INT0IP2    | INT0IP1    | INT0IP0  |
| IPC1     | 842h    | _      | CCT1IP2    | CCT1IP1    | CCT1IP0    | -      | CCP1IP2    | CCP1IP1    | CCP1IP0    | _     | -          | -          | _          | _     | DMA0IP2    | DMA0IP1    | DMA0IP0  |
| IPC2     | 844h    | _      | U1RXIP2    | U1RXIP1    | U1RXIP0    | _      | SPI1TXIP2  | SPI1TXIP1  | SPI1TXIP0  | _     | SPI1RXIP2  | SPI1RXIP1  | SPI1RXIP0  | _     | DMA1IP2    | DMA1IP1    | DMA1IP(  |
| IPC3     | 846h    | —      | INT1IP2    | INT1IP1    | INT1IP0    | _      | NVMIP2     | NVMIP1     | NVMIP0     | _     | ECCSBEIP2  | ECCSBEIP1  | ECCSBEIP0  | _     | U1TXIP2    | U1TXIP1    | U1TXIP0  |
| IPC4     | 848h    | —      | CNCIP2     | CNCIP1     | CNCIP0     | _      | DMA2IP2    | DMA2IP1    | DMA2IP0    | _     | MI2C1IP2   | MI2C1IP1   | MI2C1IP0   | _     | SI2C1IP2   | SI2C1IP1   | SI2C1IP0 |
| IPC5     | 84Ah    | _      | CCP2IP2    | CCP2IP1    | CCP2IP0    | _      | -          | _          | —          | _     | DMA3IP2    | DMA3IP1    | DMA3IP20   | _     | INT2IP2    | INT2IP1    | INT2IP0  |
| IPC6     | 84Ch    | _      | U2RXIP2    | U2RXIP1    | U2RXIP0    | _      | INT3IP2    | INT3IP1    | INT3IP0    | _     | _          | _          | _          | _     | CCT2IP2    | CCT2IP1    | CCT2IP0  |
| IPC7     | 84Eh    | _      | _          | _          | _          | _      | SPI2TXIP2  | SPI2TXIP1  | SPI2TXIP0  | _     | SPI2RXIP2  | SPI2RXIP1  | SPI2RXIP0  | _     | U2TXIP2    | U2TXIP1    | U2TXIP0  |
| IPC8     | 850h    |        | CCP3IP2    | CCP3IP1    | CCP3IP0    |        | —          | —          | _          |       | —          | —          | _          | _     | -          | _          | _        |
| IPC9     | 852h    | _      | _          | _          | _          | _      | MI2C2IP2   | MI2C2IP1   | MI2C2IP0   | _     | SI2C2IP2   | SI2C2IP1   | SI2C2IP0   | _     | CCT3IP2    | CCT3IP1    | CCT3IP0  |
| IPC10    | 854h    | —      | CCP5IP2    | CCP5IP1    | CCP5IP0    | -      | -          | -          | _          | _     | CCT4IP2    | CCT4IP1    | CCT4IP0    | _     | CCP4IP2    | CCP4IP1    | CCP4IP0  |
| IPC11    | 856h    | _      | _          | _          | _          | _      | -          | _          | —          | _     | DMTIP2     | DMTIP1     | DMTIP0     | _     | CCT5IP2    | CCT5IP1    | CCT5IP0  |
| IPC12    | 858h    | _      | CRCIP2     | CRCIP1     | CRCIP0     | _      | U2EIP2     | U2EIP1     | U2EIP0     | _     | U1EIP2     | U1EIP1     | U1EIP0     | _     | QEI1IP2    | QEI1IP1    | QEI1IP0  |
| IPC13    | 85Ah    | _      | _          | _          | _          | -      | QEI2IP2    | QEI2IP1    | QEI2IP0    | _     | -          | -          | _          | _     | -          | -          | _        |
| IPC14    | 85Ch    | _      | SPI3RXIP2  | SPI3RXIP1  | SPI3RXIP0  | _      | U3TXIP2    | U3TXIP1    | U3TXIP1    | _     | U3RXIP2    | U3RXIP1    | U3RXIP0    | _     | U3EIP2     | U3EIP1     | U3EIP0   |
| IPC15    | 85Eh    | _      | PTGSTEPIP2 | PTGSTEPIP1 | PTGSTEPIP0 | _      | _          | _          | _          | _     | _          | _          | _          | _     | SPI3TXIP2  | SPI3TXIP1  | SPI3TXIP |
| IPC16    | 860h    | —      | PWM1IP2    | PWM1IP1    | PWM1IP0    | -      | -          | -          | _          | _     | I2C2BCIP2  | I2C2BCIP1  | I2C2BCIP0  | _     | I2C1BCIP2  | I2C1BCIP1  | I2C1BCIF |
| IPC17    | 862h    | _      | _          | _          | —          | _      | PWM4IP2    | PWM4IP1    | PWM4IP0    | _     | PWM3IP2    | PWM3IP1    | PWM3IP0    | _     | PWM2IP2    | PWM2IP1    | PWM2IP   |
| IPC18    | 864h    | _      | CNDIP2     | CNDIP1     | CNDIP0     | _      | _          | _          | _          | _     | _          | _          | _          | _     | _          | _          | _        |
| IPC19    | 866h    | —      | CMP3IP2    | CMP3IP1    | CMP3IP0    | -      | CMP2IP2    | CMP2IP1    | CMP2IP0    | _     | CMP1IP2    | CMP1IP1    | CMP1IP0    | _     | -          | -          | _        |
| IPC20    | 868h    | _      | PTG1IP2    | PTG1IP1    | PTG1IP0    | _      | PTG0IP2    | PTG0IP1    | PTG0IP0    | _     | PTGWDTIP2  | PTGWDTIP1  | PTGWDTIP0  | _     | -          | _          | _        |
| IPC21    | 86Ah    | _      | SENT1EIP2  | SENT1EIP1  | SENT1EIP0  | _      | SENT1IP2   | SENT1IP1   | SENT1IP0   | _     | PTG3IP2    | PTG3IP1    | PTG3IP0    | _     | PTG2IP2    | PTG2IP1    | PTG2IP0  |
| IPC22    | 86Ch    | —      | ADCAN0IP2  | ADCAN0IP1  | ADCAN0IP0  | -      | ADCIP2     | ADCIP1     | ADCIP0     | _     | SENT2EIP2  | SENT2EIP1  | SENT2EIP0  | _     | SENT2IP2   | SENT2IP1   | SENT2IP  |
| IPC23    | 86Eh    | _      | ADCAN4IP2  | ADCAN4IP1  | ADCAN4IP0  | _      | ADCAN3IP2  | ADCAN3IP1  | ADCAN3IP0  | _     | ADCAN2IP2  | ADCAN2IP1  | ADCAN2IP0  | _     | ADCAN1IP2  | ADCAN1IP1  | ADCAN1IF |
| IPC24    | 870h    | —      | ADCAN8IP2  | ADCAN8IP1  | ADCAN8IP0  | -      | ADCAN7IP2  | ADCAN7IP1  | ADCAN7IP0  | _     | ADCAN6IP2  | ADCAN6IP1  | ADCAN6IP0  | _     | ADCAN5IP2  | ADCAN5IP1  | ADCAN5IF |
| IPC25    | 872h    | —      | ADCAN12IP2 | ADCAN12IP1 | ADCAN12IP0 | -      | ADCAN11IP2 | ADCAN11IP1 | ADCAN11IP0 | _     | ADCAN10IP2 | ADCAN10IP1 | ADCAN10IP0 | _     | ADCAN9IP2  | ADCAN9IP1  | ADCAN9I  |
| IPC26    | 874h    | —      | ADCAN16IP2 | ADCAN16IP2 | ADCAN16IP2 | -      | ADCAN15IP2 | ADCAN15IP1 | ADCAN15IP0 | —     | ADCAN14IP2 | ADCAN14IP1 | ADCAN14IP0 | _     | ADCAN13IP2 | ADCAN13IP1 | ADCAN13I |
| IPC27    | 876h    | —      | ADCAN20IP2 | ADCAN20IP1 | ADCAN20IP0 | -      | ADCAN19IP2 | ADCAN19IP1 | ADCAN19IP0 | _     | ADCAN18IP2 | ADCAN18IP1 | ADCAN18IP0 | _     | ADCAN17IP2 | ADCAN17IP1 | ADCAN17I |
| IPC29    | 87Ah    | —      | ADCMP3IP2  | ADCMP3IP1  | ADCMP3IP0  | -      | ADCMP2IP2  | ADCMP2IP1  | ADCMP2IP0  | _     | ADCMP1IP2  | ADCMP1IP1  | ADCMP1IP0  | _     | ADCMP0IP2  | ADCMP0IP1  | ADCMP0I  |
| IPC30    | 87Ch    | —      | ADFLTR3IP2 | ADFLTR3IP1 | ADFLTR3IP0 | -      | ADFLTR2IP2 | ADFLTR2IP1 | ADFLTR2IP0 | —     | ADFLTR1IP2 | ADFLTR1IP1 | ADFLTR1IP0 | _     | ADFLTR0IP2 | ADFLTR0IP1 | ADFLTR0I |
| IPC31    | 87Eh    | —      | SPI2GIP0   | SPI2GIP1   | SPI2GIP0   | -      | SPI1GIP2   | SPI1GIP1   | SPI1GIP0   | _     | CLC2PIP2   | CLC2PIP1   | CLC2PIP0   | _     | CLC1PIP2   | CLC1PIP1   | CLC1PIP  |
| IPC32    | 880h    | _      | _          | _          | _          | -      | -          | -          | _          | _     | -          | -          | _          | _     | SPI3GIP2   | SPI3GIP1   | SPI3GIP( |
| IPC42    | 894h    | —      | PEVTCIP2   | PEVTCIP1   | PEVTCIP0   |        | PEVTBIP2   | PEVTBIP1   | PEVTBIP0   | -     | PEVTAIP2   | PEVTAIP1   | PEVTAIP0   | _     | —          | _          | _        |
| IPC43    | 896h    | _      | CLC3PIP2   | CLC3PIP1   | CLC3PIP0   |        | PEVTFIP2   | PEVTFIP1   | PEVTFIP0   |       | PEVTEIP2   | PEVTEIP1   | PEVTEIP0   | _     | PEVTDIP2   | PEVTDIP1   | PEVTDIP  |
| IPC44    | 898h    | _      | CLC3NIP2   | CLC3NIP1   | CLC3NIP0   |        | CLC2NIP2   | CLC2NIP1   | CLC2NIP0   |       | CLC1NIP2   | CLC1NIP1   | CLC1NIP0   | _     | CLC4PIP2   | CLC4PIP1   | CLC4PIP  |
| IPC45    | 89Ah    | —      | -          | —          | —          | —      | —          | —          | —          | _     | —          | —          | _          | _     | CLC4NIP2   | CLC4NIP1   | CLC4NIP  |
| IPC47    | 89Eh    | _      | U3EVTIP2   | U3EVTIP1   | U3EVTIP0   | _      | U2EVTIP2   | U2EVTIP1   | U2EVTIP0   | _     | U1EVTIP2   | U1EVTIP1   | U1EVTIP0   | _     | _          | _          |          |

dsPIC33CK64MP105 FAMILY

### 7.3 Interrupt Resources

Many useful resources are provided on the main product page of the Microchip website for the devices listed in this data sheet. This product page contains the latest updates and additional information.

#### 7.3.1 KEY RESOURCES

- "Interrupts" (www.microchip.com/DS70000600) in the "dsPIC33/PIC24 Family Reference Manual"
- Code Samples
- Application Notes
- · Software Libraries
- Webinars
- All Related "dsPIC33/PIC24 Family Reference Manual" Sections
- Development Tools

# 7.4 Interrupt Control and Status Registers

The dsPIC33CK64MP105 family devices implement the following registers for the interrupt controller:

- INTCON1
- INTCON2
- INTCON3
- INTCON4
- INTTREG

#### 7.4.1 INTCON1 THROUGH INTCON4

Global interrupt control functions are controlled from INTCON1, INTCON2, INTCON3 and INTCON4.

INTCON1 contains the Interrupt Nesting Disable bit (NSTDIS), as well as the control and status flags for the processor trap sources.

The INTCON2 register controls external interrupt request signal behavior, contains the Global Interrupt Enable bit (GIE) and the Alternate Interrupt Vector Table Enable bit (AIVTEN).

INTCON3 contains the status flags for the Auxiliary PLL and DO stack overflow status trap sources.

The INTCON4 register contains the Software Generated Hard Trap Status bit (SGHT).

#### 7.4.2 IFSx

The IFSx registers maintain all of the interrupt request flags. Each source of interrupt has a status bit, which is set by the respective peripherals or external signal and is cleared via software.

# 7.4.3 IECx

The IECx registers maintain all of the interrupt enable bits. These control bits are used to individually enable interrupts from the peripherals or external signals.

#### 7.4.4 IPCx

The IPCx registers are used to set the Interrupt Priority Level (IPL) for each source of interrupt. Each user interrupt source can be assigned to one of seven priority levels.

#### 7.4.5 INTTREG

The INTTREG register contains the associated interrupt vector number and the new CPU Interrupt Priority Level, which are latched into the Vector Number (VECNUM[7:0]) and Interrupt Level bits (ILR[3:0]) fields in the INTTREG register. The new Interrupt Priority Level is the priority of the pending interrupt.

The interrupt sources are assigned to the IFSx, IECx and IPCx registers in the same sequence as they are listed in Table 7-2. For example, INT0 (External Interrupt 0) is shown as having Vector Number 8 and a natural order priority of 0. Thus, the INT0IF bit is found in IFS0[0], the INT0IE bit in IEC0[0] and the INT0IP[2:0] bits in the first position of IPC0 (IPC0[2:0]).

# 7.4.6 STATUS/CONTROL REGISTERS

Although these registers are not specifically part of the interrupt control hardware, two of the CPU Control registers contain bits that control interrupt functionality. For more information on these registers, refer to **"Enhanced CPU"** (www.microchip.com/DS70005158) in the "dsPIC33/PIC24 Family Reference Manual".

- The CPU STATUS Register, SR, contains the IPL[2:0] bits (SR[7:5]). These bits indicate the current CPU Interrupt Priority Level. The user software can change the current CPU Interrupt Priority Level by writing to the IPLx bits.
- The CORCON register contains the IPL3 bit, which together with IPL[2:0], also indicates the current CPU priority level. IPL3 is a read-only bit so that trap events cannot be masked by the user software.

All Interrupt registers are described in Register 7-3 through Register 7-7 in the following pages.

# REGISTER 7-1: SR: CPU STATUS REGISTER<sup>(1)</sup>

| R/W-0                | R/W-0                | R/W-0                | R/W-0 | R/C-0 | R/C-0 | R-0   | R/W-0 |
|----------------------|----------------------|----------------------|-------|-------|-------|-------|-------|
| OA                   | OB                   | SA                   | SB    | OAB   | SAB   | DA    | DC    |
| bit 15               |                      |                      |       |       |       |       | bit 8 |
|                      |                      |                      |       |       |       |       |       |
| R/W-0 <sup>(3)</sup> | R/W-0 <sup>(3)</sup> | R/W-0 <sup>(3)</sup> | R-0   | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| IPL2 <sup>(2)</sup>  | IPL1 <sup>(2)</sup>  | IPL0 <sup>(2)</sup>  | RA    | N     | OV    | Z     | С     |
| bit 7                |                      |                      |       |       |       |       | bit 0 |
|                      |                      |                      |       |       |       |       |       |
|                      |                      |                      |       |       |       |       |       |

| Legend:           | C = Clearable bit |                        |                    |
|-------------------|-------------------|------------------------|--------------------|
| R = Readable bit  | W = Writable bit  | U = Unimplemented bit, | , read as '0'      |
| -n = Value at POR | '1'= Bit is set   | '0' = Bit is cleared   | x = Bit is unknown |

bit 7-5 IPL[2:0]: CPU Interrupt Priority Level Status bits<sup>(2,3)</sup> 111 = CPU Interrupt Priority Level is 7 (15); user interrupts are disabled 110 = CPU Interrupt Priority Level is 6 (14) 101 = CPU Interrupt Priority Level is 5 (13) 100 = CPU Interrupt Priority Level is 4 (12) 011 = CPU Interrupt Priority Level is 3 (11) 010 = CPU Interrupt Priority Level is 2 (10) 001 = CPU Interrupt Priority Level is 1 (9) 000 = CPU Interrupt Priority Level is 0 (8) Note 1: For complete register details, see Register 3-1.

2: The IPL[2:0] bits are concatenated with the IPL[3] bit (CORCON[3]) to form the CPU Interrupt Priority Level. The value in parentheses indicates the IPL, if IPL[3] = 1. User interrupts are disabled when IPL[3] = 1.

**3:** The IPL[2:0] Status bits are read-only when the NSTDIS bit (INTCON1[15]) = 1.

| bit 15  |         |       |               |        |                     |     |       |       |
|---|---------|-------|---------------|--------|---------------------|-----|-------|-------|
| bit 15           R/W-0         R/W-1         R/W-0         R/C-0         R-0         R/W-0         F           SATA         SATB         SATDW         ACCSAT         IPL3 <sup>(2)</sup> SFA         RND           bit 7 | R/W-0   | U-0   | R/W-0         | R/W-0  | R/W-0               | R-0 | R-0   | R-0   |
| R/W-0     R/W-0     R/W-1     R/W-0     R/C-0     R-0     R/W-0     F       SATA     SATB     SATDW     ACCSAT     IPL3 <sup>(2)</sup> SFA     RND       bit 7  | VAR     | —     | US1           | US0    | EDT                 | DL2 | DL1   | DL0   |
| SATA SATB SATDW ACCSAT IPL3 <sup>(2)</sup> SFA RND<br>bit 7   | bit 15  |       |               |        |                     |     |       | bit 8 |
| SATA SATB SATDW ACCSAT IPL3 <sup>(2)</sup> SFA RND<br>bit 7   |         |       |               |        |                     |     |       |       |
| bit 7   | R/W-0   | R/W-0 | R/W-1         | R/W-0  | R/C-0               | R-0 | R/W-0 | R/W-0 |
|   | SATA    | SATB  | SATDW         | ACCSAT | IPL3 <sup>(2)</sup> | SFA | RND   | IF    |
| Legend: C = Clearable bit   | bit 7   |       |               |        |                     |     |       | bit 0 |
| Legend: C = Clearable bit   |         |       |               |        |                     |     |       |       |
| -   | Legend: |       | C = Clearable | e bit  |                     |     |       |       |

| REGISTER 7-2: CORCON: CORE CONTROL REGIST | ER <sup>(1)</sup> |
|---|-------------------|
|---|-------------------|

| Legend:           | C = Clearable bit |                             |                    |
|-------------------|-------------------|-----------------------------|--------------------|
| R = Readable bit  | W = Writable bit  | U = Unimplemented bit, read | d as '0'           |
| -n = Value at POR | '1'= Bit is set   | '0' = Bit is cleared        | x = Bit is unknown |

bit 15 VAR: Variable Exception Processing Latency Control bit

1 = Variable exception processing is enabled

0 = Fixed exception processing is enabled

bit 3 IPL3: CPU Interrupt Priority Level Status bit 3<sup>(2)</sup>

 $\ensuremath{\mathtt{1}}$  = CPU Interrupt Priority Level is greater than 7

0 = CPU Interrupt Priority Level is 7 or less

**Note 1:** For complete register details, see Register 3-2.

2: The IPL3 bit is concatenated with the IPL[2:0] bits (SR[7:5]) to form the CPU Interrupt Priority Level.

| R/W-0                             | R/W-0                         | R/W-0                            | R/W-0                                | R/W-0              | R/W-0             | R/W-0                    | R/W-0  |
|-----------------------------------|-------------------------------|----------------------------------|--------------------------------------|--------------------|-------------------|--------------------------|--------|
| NSTDIS                            | OVAERR                        | OVBERR                           | COVAERR                              | COVBERR            | OVATE             | OVBTE                    | COVTE  |
| bit 15                            |                               |                                  |                                      |                    |                   |                          | bit 8  |
|                                   |                               |                                  |                                      |                    |                   |                          |        |
| R/W-0                             | R/W-0                         | R/W-0                            | R/W-0                                | R/W-0              | R/W-0             | R/W-0                    | U-0    |
| SFTACERR                          | DIV0ERR                       | DMACERR                          | MATHERR                              | ADDRERR            | STKERR            | OSCFAIL                  | —      |
| bit 7                             |                               |                                  |                                      |                    |                   |                          | bit 0  |
|                                   |                               |                                  |                                      |                    |                   |                          |        |
| Legend:                           | L:1                           |                                  | L:4                                  |                    | antad bit raad    | '0'                      |        |
| R = Readable I<br>-n = Value at P |                               | W = Writable<br>'1' = Bit is set |                                      | 0 = Unimpleme      | ented bit, read a | as '0<br>x = Bit is unkr | 2014/2 |
|                                   | UR                            | I = DILIS SEL                    |                                      |                    | reu               | X = DILIS UNKI           | nown   |
| bit 15                            | NSTDIS: Inte                  | errupt Nesting                   | Disable hit                          |                    |                   |                          |        |
| bit 15                            |                               | nesting is disa                  |                                      |                    |                   |                          |        |
|                                   |                               | nesting is enal                  |                                      |                    |                   |                          |        |
| bit 14                            | OVAERR: A                     | ccumulator A C                   | Overflow Trap F                      | lag bit            |                   |                          |        |
|                                   |                               |                                  | overflow of Ac                       |                    |                   |                          |        |
| 1.11.4.0                          | -                             | -                                |                                      | f Accumulator A    |                   |                          |        |
| bit 13                            |                               |                                  | Overflow Trap F<br>overflow of Ac    | -                  |                   |                          |        |
|                                   |                               |                                  |                                      | f Accumulator B    |                   |                          |        |
| bit 12                            | -                             | -                                |                                      | Overflow Trap FI   |                   |                          |        |
|                                   |                               |                                  |                                      | erflow of Accum    | -                 |                          |        |
|                                   | -                             | -                                | -                                    | c overflow of Acc  |                   |                          |        |
| bit 11                            |                               |                                  | -                                    | Overflow Trap Fl   | -                 |                          |        |
|                                   |                               |                                  |                                      | erflow of Accum    |                   |                          |        |
| bit 10                            | -                             | -                                | erflow Trap En                       |                    |                   |                          |        |
|                                   |                               | rflow of Accum                   | •                                    |                    |                   |                          |        |
|                                   | 0 = Trap is d                 | isabled                          |                                      |                    |                   |                          |        |
| bit 9                             |                               |                                  | erflow Trap En                       | able bit           |                   |                          |        |
|                                   | 1 = Trap ove<br>0 = Trap is d | rflow of Accum                   | ulator B                             |                    |                   |                          |        |
| bit 8                             |                               |                                  | flow Trap Enat                       | ole hit            |                   |                          |        |
|                                   |                               | •                                | •                                    | lator A or B is er | nabled            |                          |        |
|                                   | 0 = Trap is d                 |                                  |                                      |                    |                   |                          |        |
| bit 7                             | SFTACERR:                     | Shift Accumul                    | ator Error Statu                     | us bit             |                   |                          |        |
|                                   |                               |                                  |                                      | lid accumulator    |                   |                          |        |
|                                   |                               | •                                | -                                    | invalid accumula   | ator shift        |                          |        |
| bit 6                             |                               | -                                | Error Status bit<br>used by a divide |                    |                   |                          |        |
|                                   |                               |                                  | caused by a divid                    | •                  |                   |                          |        |
| bit 5                             |                               | -                                | er Trap Status b                     | -                  |                   |                          |        |
|                                   |                               | rror trap has o                  | -                                    |                    |                   |                          |        |
|                                   | 0 = DMAC e                    | rror trap has no                 | ot occurred                          |                    |                   |                          |        |
| bit 4                             | MATHERR:                      | Math Error Sta                   | tus bit                              |                    |                   |                          |        |
| DIL 4                             |                               | or trap has occ                  |                                      |                    |                   |                          |        |

### REGISTER 7-3: INTCON1: INTERRUPT CONTROL REGISTER 1

# REGISTER 7-3: INTCON1: INTERRUPT CONTROL REGISTER 1 (CONTINUED)

| bit 3 | ADDRERR: Address Error Trap Status bit                       |
|-------|--|
|       | 1 = Address error trap has occurred                          |
|       | 0 = Address error trap has not occurred                      |
| bit 2 | STKERR: Stack Error Trap Status bit                          |
|       | <ol> <li>Stack error trap has occurred</li> </ol>            |
|       | 0 = Stack error trap has not occurred                        |
| bit 1 | OSCFAIL: Oscillator Failure Trap Status bit                  |
|       | <ol> <li>1 = Oscillator failure trap has occurred</li> </ol> |
|       | 0 = Oscillator failure trap has not occurred                 |
|       |  |

bit 0 Unimplemented: Read as '0'

| R/W-1         | R/W-0         | R/W-0   | U-0          | U-0                | U-0              | U-0            | R/W-0          |  |  |  |  |  |  |  |
|---------------|---------------|---|--------------|--------------------|------------------|----------------|----------------|--|--|--|--|--|--|--|
| GIE           | DISI          | SWTRAP  | —            |                    | _                |                | AIVTEN         |  |  |  |  |  |  |  |
| bit 15        | •             | · · · · ·   |              |                    |                  |                | bit 8          |  |  |  |  |  |  |  |
|               |               |   |              | <b>D</b> # 4 / 0   | <b>D</b> 444 0   | <b>D</b> 444 0 | <b>D</b> 444 0 |  |  |  |  |  |  |  |
| U-0           | U-0           | U-0   | U-0          | R/W-0              | R/W-0            | R/W-0          | R/W-0          |  |  |  |  |  |  |  |
| <br>bit 7     |               | _   | _            | INT3EP             | INT2EP           | INT1EP         | INT0EP         |  |  |  |  |  |  |  |
|               |               |   |              |                    |                  |                | bit            |  |  |  |  |  |  |  |
| Legend:       |               |   |              |                    |                  |                |                |  |  |  |  |  |  |  |
| R = Readabl   | e bit         | W = Writable b  | it           | U = Unimplen       | nented bit, read | d as '0'       |                |  |  |  |  |  |  |  |
| -n = Value at | POR           | '1' = Bit is set  |              | '0' = Bit is clea  | ared             | x = Bit is unk | nown           |  |  |  |  |  |  |  |
|               |               |   |              |                    |                  |                |                |  |  |  |  |  |  |  |
| bit 15        | GIE: Global   | Interrupt Enable  | bit          |                    |                  |                |                |  |  |  |  |  |  |  |
|               |               | s and associated  |              |                    |                  |                |                |  |  |  |  |  |  |  |
|               |               | s are disabled, b   |              | still enabled      |                  |                |                |  |  |  |  |  |  |  |
| bit 14        |               | nstruction Status   |              |                    |                  |                |                |  |  |  |  |  |  |  |
|               |               | struction is active<br>struction is not ac                  |              |                    |                  |                |                |  |  |  |  |  |  |  |
| bit 13        |               | SWTRAP: Software Trap Status bit                            |              |                    |                  |                |                |  |  |  |  |  |  |  |
| Sit 10        |               | e trap is enabled   |              |                    |                  |                |                |  |  |  |  |  |  |  |
|               |               | e trap is disabled  |              |                    |                  |                |                |  |  |  |  |  |  |  |
| bit 12-9      | Unimpleme     | nted: Read as '0  | ,            |                    |                  |                |                |  |  |  |  |  |  |  |
| bit 8         | AIVTEN: Alt   | ernate Interrupt  | Vector Table | e Enable bit       |                  |                |                |  |  |  |  |  |  |  |
|               |               | ernate Interrupt  |              |                    |                  |                |                |  |  |  |  |  |  |  |
|               |               | andard Interrupt \  |              |                    |                  |                |                |  |  |  |  |  |  |  |
| bit 7-4       | Unimpleme     | nted: Read as '0  | ,            |                    |                  |                |                |  |  |  |  |  |  |  |
| bit 3         |               | ternal Interrupt 3  | -            | ct Polarity Select | bit              |                |                |  |  |  |  |  |  |  |
|               |               | on negative edg   |              |                    |                  |                |                |  |  |  |  |  |  |  |
| 1.11.0        | •             | on positive edge  |              |                    | 1.11             |                |                |  |  |  |  |  |  |  |
| bit 2         |               | NT2EP: External Interrupt 2 Edge Detect Polarity Select bit |              |                    |                  |                |                |  |  |  |  |  |  |  |
|               |               | on negative edg   |              |                    |                  |                |                |  |  |  |  |  |  |  |
| bit 1         | •             | ternal Interrupt 1  |              | t Polarity Select  | bit              |                |                |  |  |  |  |  |  |  |
|               |               | on negative edg   |              |                    |                  |                |                |  |  |  |  |  |  |  |
|               |               | on positive edge  |              |                    |                  |                |                |  |  |  |  |  |  |  |
| bit 0         | INT0EP: Ext   | ternal Interrupt 0  | Edge Detec   | ct Polarity Select | bit              |                |                |  |  |  |  |  |  |  |
|               |               | on negative edg   |              |                    |                  |                |                |  |  |  |  |  |  |  |
|               | 0 = Interrupt |   |              |                    |                  |                |                |  |  |  |  |  |  |  |

### REGISTER 7-4: INTCON2: INTERRUPT CONTROL REGISTER 2

### REGISTER 7-5: INTCON3: INTERRUPT CONTROL REGISTER 3

| U-0          | U-0          | U-0              | U-0              | U-0              | U-0              | U-0            | R/W-0            |  |  |  |
|--------------|--------------|------------------|------------------|------------------|------------------|----------------|------------------|--|--|--|
|              | —            | _                | —                |                  |                  | —              | NAE              |  |  |  |
| bit 15       |              |                  |                  |                  |                  |                | bit 8            |  |  |  |
|              |              |                  |                  |                  |                  |                |                  |  |  |  |
| U-0          | U-0          | U-0              | R/W-0            | U-0              | U-0              | U-0            | R/W-0            |  |  |  |
| _            |              |                  | DOOVR            | —                | _                | —              | APLL             |  |  |  |
| bit 7        |              |                  |                  |                  |                  |                | bit 0            |  |  |  |
|              |              |                  |                  |                  |                  |                |                  |  |  |  |
| Legend:      |              |                  |                  |                  |                  |                |                  |  |  |  |
| R = Readal   | ble bit      | W = Writable     | bit              | U = Unimple      | mented bit, read | d as '0'       |                  |  |  |  |
| -n = Value a | at POR       | '1' = Bit is se  | t                | '0' = Bit is cle | eared            | x = Bit is unk | = Bit is unknown |  |  |  |
|              |              |                  |                  |                  |                  |                |                  |  |  |  |
| bit 15-9     | Unimpleme    | nted: Read as    | '0'              |                  |                  |                |                  |  |  |  |
| bit 8        | NAE: NVM     | Address Error S  | Soft Trap Status | s bit            |                  |                |                  |  |  |  |
|              | 1 = NVM ad   | dress error soft | trap has occur   | red              |                  |                |                  |  |  |  |
|              | 0 = NVM ad   | dress error soft | trap has not o   | ccurred          |                  |                |                  |  |  |  |
| bit 7-5      | Unimpleme    | nted: Read as    | '0'              |                  |                  |                |                  |  |  |  |
| bit 4        | DOOVR: DO    | Stack Overflov   | v Soft Trap Sta  | tus bit          |                  |                |                  |  |  |  |
|              | 1 = DO stack | coverflow soft t | rap has occurre  | ed               |                  |                |                  |  |  |  |
|              | 0 = DO stack | coverflow soft t | rap has not occ  | curred           |                  |                |                  |  |  |  |
| bit 3-1      | Unimpleme    | nted: Read as    | 'O'              |                  |                  |                |                  |  |  |  |
| bit 0        | APLL: Auxi   | liary PLL Loss o | of Lock Soft Tra | ap Status bit    |                  |                |                  |  |  |  |
|              | 1 = APLL lo  | ck soft trap has | occurred         |                  |                  |                |                  |  |  |  |
|              |              | ck coft tran has | not occurred     |                  |                  |                |                  |  |  |  |

0 = APLL lock soft trap has not occurred

| bit 15           |     |                  | •   | •                |                  |                    | bit 8 |  |
|------------------|-----|------------------|-----|------------------|------------------|--------------------|-------|--|
|                  |     |                  |     |                  |                  |                    |       |  |
| U-0              | U-0 | U-0              | U-0 | U-0              | U-0              | R/W-0              | R/W-0 |  |
| —                | —   | —                | —   | —                | —                | ECCDBE             | SGHT  |  |
| bit 7            |     |                  |     |                  |                  |                    | bit ( |  |
|                  |     |                  |     |                  |                  |                    |       |  |
| Legend:          |     |                  |     |                  |                  |                    |       |  |
| R = Readable bi  | t   | W = Writable     | bit | U = Unimpler     | mented bit, read | l as '0'           |       |  |
| -n = Value at PC | R   | '1' = Bit is set |     | '0' = Bit is cle | ared             | x = Bit is unknown |       |  |

bit 15-2 Unimplemented: Read as '0'

| bit 1 ECCDBE: ECC Double-Bit E | rror Trap bit |
|--------------------------------|---------------|
|--------------------------------|---------------|

1 = ECC double-bit error trap has occurred

0 = ECC double-bit error trap has not occurred

bit 0 SGHT: Software Generated Hard Trap Status bit

1 = Software generated hard trap has occurred

0 = Software generated hard trap has not occurred

### **REGISTER 7-7:** INTTREG: INTERRUPT CONTROL AND STATUS REGISTER

| U-0                | U-0   | R-0  | U-0   | R-0  | R-0              | R-0                | R-0            |
|--------------------|---|--|---|--|------------------|--------------------|----------------|
| _                  | —   | VHOLD  | —   | ILR3                                       | ILR2             | ILR1               | ILR0           |
| bit 15             | •<br>•  |  |   |  |                  | •                  | bit            |
|                    |   |  |   |  |                  |                    |                |
| R-0                | R-0   | R-0  | R-0   | R-0  | R-0              | R-0                | R-0            |
| VECNUM7            | VECNUM6   | VECNUM5  | VECNUM4   | VECNUM3                                    | VECNUM2          | VECNUM1            | VECNUM         |
| bit 7              |   |  |   |  |                  |                    | bit            |
| Legend:            |   |  |   |  |                  |                    |                |
| R = Readable       | bit   | W = Writable   | bit   | U = Unimpler                               | nented bit, read | as '0'             |                |
| -n = Value at F    | POR   | '1' = Bit is set   |   | '0' = Bit is cle                           | ared             | x = Bit is unkr    | nown           |
|                    |   |  |   |  |                  |                    |                |
| bit 15-14          | Unimplemen  | ted: Read as '   | 0'  |  |                  |                    |                |
| bit 13             | VHOLD: Vect   | or Number Ca   | oture Enable b  | oit  |                  |                    |                |
|                    | 1 = VECNUM  | /[7·0] bits read   | current value c   | of vector number                           | er encodina tree | e (i.e., highest p | riority pendin |
|                    |   |  |   |  |                  | (                  |                |
|                    | interrupt)  |  |   |  | -                |                    |                |
| hit 12             | interrupt)<br>0 = Vector nu   | umber latched i  | nto VECNUM[   |  | ot Acknowledge   |                    |                |
| bit 12             | interrupt)<br>0 = Vector nu<br>Unimplemen   | umber latched i<br><b>ted:</b> Read as '   | nto VECNUM[<br>o'   | 7:0] at Interrup                           | -                |                    |                |
| bit 12<br>bit 11-8 | interrupt)<br>0 = Vector nu<br>Unimplemen<br>ILR[3:0]: Nev  | umber latched i<br>ted: Read as '<br>v CPU Interrup  | nto VECNUM[<br>o'<br>t Priority Level   | 7:0] at Interrup                           | -                |                    |                |
|                    | interrupt)<br>0 = Vector nu<br>Unimplemen<br>ILR[3:0]: Nev  | umber latched i<br><b>ted:</b> Read as '   | nto VECNUM[<br>o'<br>t Priority Level   | 7:0] at Interrup                           | -                |                    |                |
|                    | interrupt)<br>0 = Vector nu<br>Unimplemen<br>ILR[3:0]: New<br>1111 = CPU<br><br>0001 = CPU  | umber latched i<br>ted: Read as '<br>v CPU Interrup<br>Interrupt Priorit<br>Interrupt Priorit  | nto VECNUM[<br>o'<br>t Priority Level<br>y Level is 15<br>y Level is 1  | 7:0] at Interrup                           | -                |                    |                |
| bit 11-8           | interrupt)<br>0 = Vector nu<br>Unimplemen<br>ILR[3:0]: New<br>1111 = CPU<br><br>0001 = CPU<br>0000 = CPU  | umber latched i<br>ted: Read as f<br>v CPU Interrup<br>Interrupt Priorit<br>Interrupt Priorit<br>Interrupt Priorit   | nto VECNUM[<br>o'<br>t Priority Level<br>y Level is 15<br>y Level is 1<br>y Level is 0  | 7:0] at Interrup<br>bits                   | -                |                    |                |
| bit 11-8           | interrupt)<br>0 = Vector nu<br>Unimplemen<br>ILR[3:0]: New<br>1111 = CPU<br><br>0001 = CPU<br>0000 = CPU<br>VECNUM[7:0  | umber latched i<br>ted: Read as f<br>v CPU Interrup<br>Interrupt Priorit<br>Interrupt Priorit<br>Interrupt Priorit<br>Interrupt Priorit  | nto VECNUM[<br>o'<br>t Priority Level<br>y Level is 15<br>y Level is 1<br>y Level is 0<br>per of Pending  | 7:0] at Interrup<br>bits                   | -                |                    |                |
|                    | interrupt)<br>0 = Vector nu<br>Unimplemen<br>ILR[3:0]: New<br>1111 = CPU<br><br>0001 = CPU<br>0000 = CPU<br>VECNUM[7:0  | umber latched i<br>ted: Read as f<br>v CPU Interrup<br>Interrupt Priorit<br>Interrupt Priorit<br>Interrupt Priorit   | nto VECNUM[<br>o'<br>t Priority Level<br>y Level is 15<br>y Level is 1<br>y Level is 0<br>per of Pending  | 7:0] at Interrup<br>bits                   | -                |                    |                |
| bit 11-8           | interrupt)<br>0 = Vector nu<br>Unimplemen<br>ILR[3:0]: New<br>1111 = CPU<br><br>0001 = CPU<br>0000 = CPU<br>VECNUM[7:0<br>11111111 = 2<br>  | umber latched i<br>ted: Read as '<br>v CPU Interrup<br>Interrupt Priorit<br>Interrupt Priorit<br>Interrupt Priorit<br>Interrupt Priorit<br>J: Vector Numb<br>255, Reserved   | nto VECNUM[<br>o'<br>t Priority Level<br>y Level is 15<br>y Level is 1<br>y Level is 0<br>per of Pending<br>; do not use  | 7:0] at Interrup<br>bits                   | -                |                    |                |
| bit 11-8           | interrupt)<br>0 = Vector nu<br>Unimplemen<br>ILR[3:0]: New<br>1111 = CPU<br><br>0001 = CPU<br>VECNUM[7:0<br>1111111 = 2<br><br>00001001 = 2<br>00001000 = 3   | umber latched i<br>ted: Read as f<br>v CPU Interrup<br>Interrupt Priorit<br>Interrupt Priorit<br>Interrupt Priorit<br>Interrupt Priorit<br>255, Reserved<br>9, T1 – Timer 1<br>8, INT0 – Exter   | nto VECNUM[<br>o'<br>t Priority Level<br>y Level is 15<br>y Level is 1<br>y Level is 0<br>ber of Pending<br>; do not use<br>interrupt<br>mal Interrupt 0  | 7:0] at Interrup<br>bits<br>Interrupt bits | -                |                    |                |
| bit 11-8           | interrupt)<br>0 = Vector nu<br>Unimplemen<br>ILR[3:0]: New<br>1111 = CPU<br>0001 = CPU<br>0000 = CPU<br>VECNUM[7:0<br>1111111 = 2<br><br>00001001 = 2<br>00001000 = 2<br>00000111 = 2   | umber latched i<br>ted: Read as '<br>v CPU Interrup<br>Interrupt Priorit<br>Interrupt Priorit<br>Interrupt Priorit<br>I<br>255, Reserved<br>9, T1 – Timer 1<br>8, INT0 – Exter<br>7, Reserved; d   | nto VECNUM[<br>o'<br>t Priority Level<br>y Level is 15<br>y Level is 1<br>y Level is 0<br>per of Pending<br>; do not use<br>interrupt<br>nal Interrupt 0<br>o not use                           | 7:0] at Interrup<br>bits<br>Interrupt bits | -                |                    |                |
| bit 11-8           | interrupt)<br>0 = Vector nu<br>Unimplemen<br>ILR[3:0]: New<br>1111 = CPU<br><br>0001 = CPU<br>VECNUM[7:0<br>1111111 = 2<br><br>00001001 = 2<br>0000100 = 2<br>0000111 = 0   | umber latched i<br>ted: Read as '<br>v CPU Interrupt<br>Interrupt Priorit<br>Interrupt Priorit<br>Interrupt Priorit<br>J: Vector Numb<br>255, Reserved<br>9, T1 – Timer 1<br>8, INT0 – Exter<br>7, Reserved; d<br>6, Generic soft  | nto VECNUM[<br>o'<br>t Priority Level<br>y Level is 15<br>y Level is 1<br>y Level is 0<br>per of Pending<br>do not use<br>interrupt<br>rnal Interrupt 0<br>o not use<br>error trap              | 7:0] at Interrup<br>bits<br>Interrupt bits | -                |                    |                |
| bit 11-8           | interrupt)<br>0 = Vector nu<br>Unimplemen<br>ILR[3:0]: New<br>1111 = CPU<br><br>0001 = CPU<br>VECNUM[7:0<br>1111111 = 2<br><br>00001001 = 2<br>0000100 = 2<br>0000111 = 2<br>0000110 = 2<br>0000110 = 2   | umber latched i<br>ted: Read as '<br>v CPU Interrup<br>Interrupt Priorit<br>Interrupt Priorit<br>Interrupt Priorit<br>J: Vector Numb<br>255, Reserved<br>9, T1 – Timer 1<br>8, INT0 – Exter<br>7, Reserved; d<br>6, Generic soft<br>5, Reserved; d                       | nto VECNUM[<br>o'<br>t Priority Level<br>y Level is 15<br>y Level is 1<br>y Level is 0<br>per of Pending<br>do not use<br>interrupt<br>rnal Interrupt 0<br>o not use<br>error trap<br>o not use | 7:0] at Interrup<br>bits<br>Interrupt bits | -                |                    |                |
| bit 11-8           | interrupt)<br>0 = Vector nu<br>Unimplemen<br>ILR[3:0]: New<br>1111 = CPU<br>0001 = CPU<br>VECNUM[7:0<br>1111111 = 2<br>00001001 = 2<br>0000100 = 2<br>0000101 = 2<br>0000101 = 2<br>00000101 = 2<br>00000101 = 2<br>00000101 = 2<br>00000101 = 2<br>00000101 = 2<br>0000011 = 2<br>00000011 = 2<br>000000000 = 2<br>000000000 = 2<br>000000000 = 2<br>00000000 = 2<br>000000000 = 2<br>00000000000 = 2<br>0000000000 = 2<br>000000000 = 2<br>000000000000000000000000000000000000 | umber latched i<br>ted: Read as '<br>v CPU Interrup<br>Interrupt Priorit<br>Interrupt Priorit<br>Interrupt Priorit<br>255, Reserved<br>9, T1 – Timer 1<br>8, INT0 – Exter<br>7, Reserved; d<br>6, Generic soft<br>5, Reserved; d<br>4, Math error tr<br>3, Stack error t | nto VECNUM[<br>0'<br>t Priority Level<br>y Level is 15<br>y Level is 1<br>y Level is 0<br>per of Pending<br>; do not use<br>interrupt<br>onot use<br>error trap<br>o not use<br>ap<br>rap       | 7:0] at Interrup<br>bits<br>Interrupt bits | -                |                    |                |
| bit 11-8           | interrupt)<br>0 = Vector nu<br>Unimplemen<br>ILR[3:0]: New<br>1111 = CPU<br>0001 = CPU<br>VECNUM[7:0<br>1111111 = :<br>00001001 = :<br>0000100 = :<br>00000101 = :<br>00000101 = :<br>00000101 = :<br>00000101 = :<br>00000101 = :<br>00000101 = :  | umber latched i<br>ted: Read as '<br>v CPU Interrupt<br>Interrupt Priorit<br>Interrupt Priorit<br>Interrupt Priorit<br>J: Vector Numb<br>255, Reserved<br>9, T1 – Timer 1<br>8, INT0 – Exter<br>7, Reserved; d<br>6, Generic soft<br>5, Reserved; d<br>4, Math error tr  | nto VECNUM[<br>0'<br>t Priority Level<br>y Level is 15<br>y Level is 1<br>y Level is 0<br>per of Pending<br>; do not use<br>interrupt<br>onot use<br>error trap<br>o not use<br>ap<br>rap       | 7:0] at Interrup<br>bits<br>Interrupt bits | -                |                    |                |

NOTES:

# 8.0 I/O PORTS

- Note 1: This data sheet summarizes the features of the dsPIC33CK64MP105 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "I/O Ports with Edge Detect" (www.microchip.com/DS70005322) in the "dsPIC33/PIC24 Family Reference Manual".
  - **2:** Some registers and associated bits described in this section may not be available on all devices.

Many of the device pins are shared among the peripherals and the Parallel I/O ports. All I/O input ports feature Schmitt Trigger inputs for improved noise immunity. The PORT registers are located in the SFR.

Some of the key features of the I/O ports are:

- Individual Output Pin Open-Drain Enable/Disable
- Individual Input Pin Weak Pull-up and Pull-Down
- Monitor Selective Inputs and Generate Interrupt when Change in Pin State is Detected
- · Operation during Sleep and Idle modes

# 8.1 Parallel I/O (PIO) Ports

All port pins have 12 registers directly associated with their operation as digital I/Os. The Data Direction register (TRISx) determines whether the pin is an input or an output. If the data direction bit is a '1', then the pin is an input.

All port pins are defined as inputs after a Reset. Reads from the latch (LATx), read the latch. Writes to the latch, write the latch. Reads from the port (PORTx), read the port pins, while writes to the port pins, write the latch. Any bit and its associated data and control registers that are not valid for a particular device are disabled. This means the corresponding LATx and TRISx registers, and the port pin are read as zeros.

When a pin is shared with another peripheral or function that is defined as an input only, it is nevertheless regarded as a dedicated port because there is no other competing source of outputs. Table 8-1 shows the pin availability. Table 8-2 shows the 5V input tolerant pins across this device.

| Device                   | Rx15  | Rx14 | Rx13 | Rx12 | Rx11 | Rx10 | Rx9 | Rx8 | Rx7 | Rx6 | Rx5 | Rx4 | Rx3 | Rx2 | Rx1 | Rx0 |
|--------------------------|-------|------|------|------|------|------|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|
|                          | PORTA |      |      |      |      |      |     |     |     |     |     |     |     |     |     |     |
| dsPIC33CKXXMP105 X X X X |       |      |      |      |      |      |     |     |     |     |     |     | Х   | Х   |     |     |
| dsPIC33CKXXMP103         | —     |      |      | -    |      |      |     | —   | —   |     | _   | Х   | Х   | Х   | Х   | Х   |
| dsPIC33CKXXMP102         | —     |      |      |      |      |      |     |     |     |     | _   | Х   | Х   | Х   | Х   | Х   |
| ANSELA                   | —     | _    |      | _    | _    | _    |     |     |     | _   | l   | Х   | Х   | Х   | Х   | Х   |
| PORTB                    |       |      |      |      |      |      |     |     |     |     |     |     |     |     |     |     |
| dsPIC33CKXXMP105         | Х     | Х    | Х    | Х    | Х    | Х    | Х   | Х   | Х   | Х   | Х   | Х   | Х   | Х   | Х   | Х   |
| dsPIC33CKXXMP103         | Х     | Х    | Х    | Х    | Х    | Х    | Х   | Х   | Х   | Х   | Х   | Х   | Х   | Х   | Х   | Х   |
| dsPIC33CKXXMP102         | Х     | Х    | Х    | Х    | Х    | Х    | Х   | Х   | Х   | Х   | Х   | Х   | Х   | Х   | Х   | Х   |
| ANSELB                   | —     |      | _    |      | _    |      | Х   | Х   | Х   |     |     | Х   | Х   | Х   | Х   | Х   |
|                          |       | -    | -    | -    | -    | POR  | ГС  |     |     | -   |     |     |     | -   | -   | -   |
| dsPIC33CKXXMP105         | —     |      | Х    | Х    | Х    | Х    | Х   | Х   | Х   | Х   | Х   | Х   | Х   | Х   | Х   | Х   |
| dsPIC33CKXXMP103         | —     | —    | —    | —    | —    | —    | —   | _   | _   | —   | Х   | Х   | Х   | Х   | Х   | Х   |
| dsPIC33CKXXMP102         | —     |      |      |      |      |      | _   |     |     | _   | _   | —   | —   | _   |     | —   |
| ANSELC                   | —     |      |      |      |      |      | _   |     | Х   | Х   | _   | —   | Х   | Х   | Х   | Х   |
|                          |       | -    | -    | -    | -    | POR  | ΓD  |     |     | -   |     |     |     | -   | -   | -   |
| dsPIC33CKXXMP105         | —     |      | Х    |      |      | Х    |     | Х   |     | _   | _   | —   | —   | _   | Х   | —   |
| dsPIC33CKXXMP103         | —     | _    | _    |      | _    | _    | _   | _   | _   | _   | _   | _   | _   |     |     | —   |
| dsPIC33CKXXMP102         | —     | _    | _    | _    | _    |      |     |     |     |     |     |     |     |     |     | —   |
| ANSELD                   | —     | _    | Х    |      | _    | Х    |     | _   | —   |     | _   | —   | —   |     | —   | _   |

# TABLE 8-1: PIN AND ANSELx AVAILABILITY

### TABLE 8-2: 5V INPUT TOLERANT PORTS

| PORTA | _    | _    | _    | _    | _    | _    | _   | _   | _   | _   | _   | RA4 | RA3 | RA2 | RA1 | RA0 |
|-------|------|------|------|------|------|------|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|
| PORTB | RB15 | RB14 | RB13 | RB12 | RB11 | RB10 | RB9 | RB8 | RB7 | RB6 | RB5 | RB4 | RB3 | RB2 | RB1 | RB0 |
| PORTC | —    |      | RC13 | RC12 | RC11 | RC10 | RC9 | RC8 | RC7 | RC6 | RC5 | RC4 | RC3 | RC2 | RC1 | RC0 |
| PORTD |      | _    | RD13 |      |      | RD10 |     | RD8 |     | —   | —   | —   | —   | _   | RD1 | —   |

Legend: Shaded pins are up to 5.5 VDC input tolerant.



#### 8.1.1 OPEN-DRAIN CONFIGURATION

In addition to the PORTx, LATx and TRISx registers for data control, port pins can also be individually configured for either digital or open-drain output. This is controlled by the Open-Drain Enable for PORTx register, ODCx, associated with each port. Setting any of the bits configures the corresponding pin to act as an open-drain output.

The open-drain feature allows the generation of outputs, other than VDD, by using external pull-up resistors. The maximum open-drain voltage allowed on any pin is the same as the maximum VIH specification for that particular pin.

# 8.2 Configuring Analog and Digital Port Pins

The ANSELx registers control the operation of the analog port pins. The port pins that are to function as analog inputs or outputs must have their corresponding ANSELx and TRISx bits set. In order to use port pins for I/O functionality with digital modules, such as timers, UARTs, etc., the corresponding ANSELx bit must be cleared.

The ANSELx registers have a default value of 0xFFFF; therefore, all pins that share analog functions are analog (not digital) by default.

Pins with analog functions affected by the ANSELx registers are listed with a buffer type of analog in the Pinout I/O Descriptions (see Table 1-1).

If the TRISx bit is cleared (output) while the ANSELx bit is set, the digital output level (VOH or VOL) is converted by an analog peripheral, such as the ADC module or comparator module.

When the PORTx register is read, all pins configured as analog input channels are read as cleared (a low level).

Pins configured as digital inputs do not convert an analog input. Analog levels on any pin, defined as a digital input (including the ANx pins), can cause the input buffer to consume current that exceeds the device specifications.

# 8.2.1 I/O PORT WRITE/READ TIMING

One instruction cycle is required between a port direction change or port write operation and a read operation of the same port. Typically, this instruction would be a NOP.

# 8.3 Control Registers

The following registers are in the PORT module:

- Register 8-1: ANSELx (one per port)
- Register 8-2: TRISx (one per port)
- Register 8-3: PORTx (one per port)
- Register 8-4: LATx (one per port)
- Register 8-5: ODCx (one per port)
- Register 8-6: CNPUx (one per port)
- Register 8-7: CNPDx (one per port)
- Register 8-8: CNCONx (one per port optional)
- Register 8-9: CNEN0x (one per port)
- Register 8-10: CNSTATx (one per port optional)
- Register 8-11: CNEN1x (one per port)
- Register 8-12: CNFx (one per port)

# REGISTER 8-1: ANSELX: ANALOG SELECT FOR PORTX REGISTER

| R/W-1                              | R/W-1 | R/W-1 | R/W-1                                | R/W-1     | R/W-1 | R/W-1 | R/W-1 |
|------------------------------------|-------|-------|--------------------------------------|-----------|-------|-------|-------|
|                                    |       |       | ANSE                                 | ELx[15:8] |       |       |       |
| bit 15                             |       |       |                                      |           |       |       | bit 8 |
|                                    |       |       |                                      |           |       |       |       |
| R/W-1                              | R/W-1 | R/W-1 | R/W-1                                | R/W-1     | R/W-1 | R/W-1 | R/W-1 |
|                                    |       |       | ANS                                  | ELx[7:0]  |       |       |       |
| bit 7                              |       |       |                                      |           |       |       | bit C |
|                                    |       |       |                                      |           |       |       |       |
| Legend:                            |       |       |                                      |           |       |       |       |
| R = Readable bit W = Writable bit  |       | bit   | U = Unimplemented bit, read as '0'   |           |       |       |       |
| -n = Value at POR '1' = Bit is set |       |       | '0' = Bit is cleared x = Bit is unkn |           |       | nown  |       |

bit 15-0

ANSELx[15:0]: Analog Select for PORTx bits

1 = Analog input is enabled and digital input is disabled on the PORTx[n] pin

0 = Analog input is disabled and digital input is enabled on the PORTx[n] pin

# REGISTER 8-2: TRISX: OUTPUT ENABLE FOR PORTX REGISTER

| R/W-1          | R/W-1 | R/W-1           | R/W-1 | R/W-1        | R/W-1            | R/W-1    | R/W-1 |
|----------------|-------|-----------------|-------|--------------|------------------|----------|-------|
|                |       |                 | TRIS  | x[15:8]      |                  |          |       |
| bit 15         |       |                 |       |              |                  |          | bit 8 |
|                |       |                 |       |              |                  |          |       |
| R/W-1          | R/W-1 | R/W-1           | R/W-1 | R/W-1        | R/W-1            | R/W-1    | R/W-1 |
|                |       |                 | TRIS  | Sx[7:0]      |                  |          |       |
| bit 7          |       |                 |       |              |                  |          | bit 0 |
|                |       |                 |       |              |                  |          |       |
| Legend:        |       |                 |       |              |                  |          |       |
| R = Readable b | oit   | W = Writable bi | t     | U = Unimpler | nented bit, read | l as '0' |       |

-n = Value at POR (1' = Bit is set (0' = Bit is cleared x = Bit is unknown

bit 15-0 **TRISx[15:0]:** Output Enable for PORTx bits

1 = LATx[n] is not driven on the PORTx[n] pin

 ${\tt 0}$  = LATx[n] is driven on the PORTx[n] pin

#### REGISTER 8-3: PORTX: INPUT DATA FOR PORTX REGISTER

| R/W-1                             | R/W-1 | R/W-1            | R/W-1                              | R/W-1                          | R/W-1 | R/W-1          | R/W-1 |
|-----------------------------------|-------|------------------|------------------------------------|--------------------------------|-------|----------------|-------|
|                                   |       |                  | PORT                               | x[15:8]                        |       |                |       |
| bit 15                            |       |                  |                                    |                                |       |                | bit 8 |
|                                   |       |                  |                                    |                                |       |                |       |
| R/W-1                             | R/W-1 | R/W-1            | R/W-1                              | R/W-1                          | R/W-1 | R/W-1          | R/W-1 |
|                                   |       |                  | PORT                               | x[7:0]                         |       |                |       |
| bit 7                             |       |                  |                                    |                                |       |                | bit 0 |
|                                   |       |                  |                                    |                                |       |                |       |
| Legend:                           |       |                  |                                    |                                |       |                |       |
| R = Readable bit W = Writable bit |       |                  | U = Unimplemented bit, read as '0' |                                |       |                |       |
| -n = Value at F                   | POR   | '1' = Bit is set |                                    | '0' = Bit is cleared x = Bit i |       | x = Bit is unk | nown  |

bit 15-0 **PORTx[15:0]:** PORTx Data Input Value bits

# REGISTER 8-4: LATX: OUTPUT DATA FOR PORTX REGISTER

| R/W-x           | R/W-x | R/W-x            | R/W-x | R/W-x                                   | R/W-x | R/W-x | R/W-x |
|-----------------|-------|------------------|-------|---|-------|-------|-------|
|                 |       |                  | LAT   | x[15:8]                                 |       |       |       |
| bit 15          |       |                  |       |   |       |       | bit 8 |
| R/W-x           | R/W-x | R/W-x            | R/W-x | R/W-x                                   | R/W-x | R/W-x | R/W-x |
|                 |       |                  | LAT   | x[7:0]                                  |       |       |       |
| bit 7           |       |                  |       |   |       |       | bit 0 |
| Legend:         |       |                  |       |   |       |       |       |
| R = Readable    | bit   | W = Writable     | bit   | t U = Unimplemented bit, read as '0'    |       |       |       |
| -n = Value at P | OR    | '1' = Bit is set |       | '0' = Bit is cleared x = Bit is unknown |       |       | nown  |

bit 15-0 LATx[15:0]: PORTx Data Output Value bits

#### REGISTER 8-5: ODCx: OPEN-DRAIN ENABLE FOR PORTx REGISTER

| R/W-0           | R/W-0  | R/W-0            | R/W-0 | R/W-0                                   | R/W-0           | R/W-0     | R/W-0 |
|-----------------|--------|------------------|-------|---|-----------------|-----------|-------|
|                 |        |                  | ODO   | Cx[15:8]                                |                 |           |       |
| bit 15          |        |                  |       |   |                 |           | bit 8 |
| R/W-0           | R/W-0  | R/W-0            | R/W-0 | R/W-0                                   | R/W-0           | R/W-0     | R/W-0 |
|                 | 1011 0 | 10110            | -     | Cx[7:0]                                 | 1011 0          |           |       |
| bit 7           |        |                  |       |   |                 | bit 0     |       |
| Legend:         |        |                  |       |   |                 |           |       |
| R = Readable    | bit    | W = Writable b   | bit   | U = Unimpler                            | nented bit, rea | id as '0' |       |
| -n = Value at F | POR    | '1' = Bit is set |       | '0' = Bit is cleared x = Bit is unknown |                 |           | nown  |

bit 15-0 **ODCx[15:0]:** PORTx Open-Drain Enable bits

1 = Open-drain is enabled on the PORTx pin

0 = Open-drain is disabled on the PORTx pin

#### REGISTER 8-6: CNPUX: CHANGE NOTIFICATION PULL-UP ENABLE FOR PORTX REGISTER

| R/W-0           | R/W-0          | R/W-0            | R/W-0                 | R/W-0                                   | R/W-0           | R/W-0          | R/W-0          |
|-----------------|----------------|------------------|-----------------------|---|-----------------|----------------|----------------|
|                 |                |                  | CNP                   | Ux[15:8]                                |                 |                |                |
| bit 15          |                |                  |                       |   |                 |                | bit 8          |
| Davio           | <b>D</b> 444 A |                  | <b>D M</b> ( <b>A</b> | <b>D</b> 444 0                          | <b>D</b> 444.0  | <b>D</b> 444 A | <b>D</b> 444 0 |
| R/W-0           | R/W-0          | R/W-0            | R/W-0                 | R/W-0                                   | R/W-0           | R/W-0          | R/W-0          |
|                 |                |                  | CNF                   | 'Ux[7:0]                                |                 |                |                |
| bit 7           |                |                  |                       |   |                 |                | bit 0          |
| Legend:         |                |                  |                       |   |                 |                |                |
| R = Readable    | bit            | W = Writable b   | oit                   | U = Unimpler                            | mented bit, rea | nd as '0'      |                |
| -n = Value at P | POR            | '1' = Bit is set |                       | '0' = Bit is cleared x = Bit is unknown |                 |                | nown           |

bit 15-0

**CNPUx[15:0]:** Change Notification Pull-up Enable for PORTx bits

1 = The pull-up for PORTx[n] is enabled – takes precedence over the pull-down selection

0 = The pull-up for PORTx[n] is disabled

#### REGISTER 8-7: CNPDx: CHANGE NOTIFICATION PULL-DOWN ENABLE FOR PORTx REGISTER

| R/W-0        | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|--------------|-------|-------|-------|-------|-------|-------|-------|
| CNPDx[15:8]  |       |       |       |       |       |       |       |
| bit 15 bit 8 |       |       |       |       |       |       |       |
|              |       |       |       |       |       |       |       |

| R/W-0      | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |  |
|------------|-------|-------|-------|-------|-------|-------|-------|--|
| CNPDx[7:0] |       |       |       |       |       |       |       |  |
| bit 7      |       |       |       |       |       |       | bit 0 |  |

| Legend:           |                  |                        |                    |
|-------------------|------------------|------------------------|--------------------|
| R = Readable bit  | W = Writable bit | U = Unimplemented bit, | read as '0'        |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared   | x = Bit is unknown |

bit 15-0 CNPDx[15:0]: Change Notification Pull-Down Enable for PORTx bits

1 = The pull-down for PORTx[n] is enabled (if the pull-up for PORTx[n] is not enabled)

0 = The pull-down for PORTx[n] is disabled

#### **REGISTER 8-8:** CNCONX: CHANGE NOTIFICATION CONTROL FOR PORTX REGISTER

| R/W-0                             | U-0                             | U-0              | U-0             | R/W-0            | U-0                                | U-0             | U-0   |
|-----------------------------------|---------------------------------|------------------|-----------------|------------------|------------------------------------|-----------------|-------|
| ON                                |                                 | _                | —               | CNSTYLE          | —                                  | —               | _     |
| bit 15                            | ·                               |                  |                 |                  |                                    |                 | bit 8 |
|                                   |                                 |                  |                 |                  |                                    |                 |       |
| U-0                               | U-0                             | U-0              | U-0             | U-0              | U-0                                | U-0             | U-0   |
| _                                 |                                 |                  | —               | <u> </u>         |                                    | <u> </u>        | —     |
| bit 7                             |                                 |                  |                 |                  |                                    |                 | bit 0 |
|                                   |                                 |                  |                 |                  |                                    |                 |       |
| Legend:                           |                                 |                  |                 |                  |                                    |                 |       |
| R = Readable bit W = Writable bit |                                 | bit              | U = Unimpler    | mented bit, read | as '0'                             |                 |       |
| -n = Value a                      | t POR                           | '1' = Bit is set |                 | '0' = Bit is cle | ared                               | x = Bit is unkr | iown  |
|                                   |                                 |                  |                 |                  |                                    |                 |       |
| bit 15                            | ON: Change                      | Notification (CN | N) Control for  | PORTx On bit     |                                    |                 |       |
|                                   | 1 = CN is ena<br>0 = CN is disa |                  |                 |                  |                                    |                 |       |
| bit 14-12                         | Unimplemen                      | ted: Read as '   | o <b>'</b>      |                  |                                    |                 |       |
| bit 11                            | CNSTYLE: C                      | hange Notificat  | tion Style Sele | ection bit       |                                    |                 |       |
|                                   | 1 = Edge sty<br>0 = Mismatcl    | le (detects edg  | e transitions,  | CNFx[15:0] bit   | s are used for a<br>, CNSTATx[15:0 |                 |       |
| bit 10-0                          | Unimplemen                      | ted: Read as '   | כ'              |                  |                                    |                 |       |
|                                   |                                 |                  |                 |                  |                                    |                 |       |

#### **REGISTER 8-9:** CNEN0x: INTERRUPT CHANGE NOTIFICATION ENABLE FOR PORTX REGISTER

| R/W-0   | R/W-0 | R/W-0 | R/W-0 | R/W-0    | R/W-0 | R/W-0 | R/W-0 |
|---------|-------|-------|-------|----------|-------|-------|-------|
|         |       |       | CNEN  | Dx[15:8] |       |       |       |
| bit 15  |       |       |       |          |       |       | bit 8 |
|         |       |       |       |          |       |       |       |
| R/W-0   | R/W-0 | R/W-0 | R/W-0 | R/W-0    | R/W-0 | R/W-0 | R/W-0 |
|         |       |       | CNEN  | 0x[7:0]  |       |       |       |
| bit 7   |       |       |       |          |       |       | bit 0 |
|         |       |       |       |          |       |       |       |
| Legend: |       |       |       |          |       |       |       |

| Legena.           |                  |                                    |                    |  |
|-------------------|------------------|------------------------------------|--------------------|--|
| R = Readable bit  | W = Writable bit | U = Unimplemented bit, read as '0' |                    |  |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared               | x = Bit is unknown |  |

bit 15-0 **CNEN0x[15:0]:** Interrupt Change Notification Enable for PORTx bits 1 = Interrupt-on-change (from the last read value) is enabled for PORTx[n] 0 = Interrupt-on-change is disabled for PORTx[n]
#### REGISTER 8-10: CNSTATX: INTERRUPT CHANGE NOTIFICATION STATUS FOR PORTX REGISTER

| R-0          | R-0 | R-0 | R-0   | R-0      | R-0 | R-0 | R-0   |
|--------------|-----|-----|-------|----------|-----|-----|-------|
|              |     |     | CNSTA | Tx[15:8] |     |     |       |
| bit 15       |     |     |       |          |     |     | bit 8 |
|              |     |     |       |          |     |     |       |
| R-0          | R-0 | R-0 | R-0   | R-0      | R-0 | R-0 | R-0   |
| CNSTATx[7:0] |     |     |       |          |     |     |       |

bit 7

| Legend:           |                  |                        |                    |
|-------------------|------------------|------------------------|--------------------|
| R = Readable bit  | W = Writable bit | U = Unimplemented bit, | , read as '0'      |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared   | x = Bit is unknown |

bit 15-0 **CNSTATx[15:0]:** Interrupt Change Notification Status for PORTx bits When CNSTYLE (CNCONx[11]) = 0:

1 = Change occurred on PORTx[n] since last read of PORTx[n]

0 = Change did not occur on PORTx[n] since last read of PORTx[n]

# REGISTER 8-11: CNEN1x: INTERRUPT CHANGE NOTIFICATION EDGE SELECT FOR PORTX REGISTER

| R/W-0  | R/W-0 | R/W-0 | R/W-0 | R/W-0    | R/W-0 | R/W-0 | R/W-0 |
|--------|-------|-------|-------|----------|-------|-------|-------|
|        |       |       | CNEN1 | lx[15:8] |       |       |       |
| bit 15 |       |       |       |          |       |       | bit 8 |
|        |       |       |       |          |       |       |       |

| R/W-0       | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|-------------|-------|-------|-------|-------|-------|-------|-------|
| CNEN1x[7:0] |       |       |       |       |       |       |       |
| bit 7       |       |       |       |       | bit 0 |       |       |

| Legend:           |                  |                       |                    |
|-------------------|------------------|-----------------------|--------------------|
| R = Readable bit  | W = Writable bit | U = Unimplemented bit | t, read as '0'     |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared  | x = Bit is unknown |

bit 15-0 **CNEN1x[15:0]:** Interrupt Change Notification Edge Select for PORTx bits

bit 0

#### REGISTER 8-12: CNFx: INTERRUPT CHANGE NOTIFICATION FLAG FOR PORTx REGISTER

| R/W-0   | R/W-0 | R/W-0 | R/W-0 | R/W-0  | R/W-0 | R/W-0 | R/W-0 |
|---------|-------|-------|-------|--------|-------|-------|-------|
|         |       |       | CNFx  | [15:8] |       |       |       |
| bit 15  |       |       |       |        |       |       | bit 8 |
|         |       |       |       |        |       |       |       |
| R/W-0   | R/W-0 | R/W-0 | R/W-0 | R/W-0  | R/W-0 | R/W-0 | R/W-0 |
|         |       |       | CNF   | x[7:0] |       |       |       |
| bit 7   |       |       |       |        |       |       | bit 0 |
|         |       |       |       |        |       |       |       |
| Legend: |       |       |       |        |       |       |       |

| Legena.           |                  |                        |                    |
|-------------------|------------------|------------------------|--------------------|
| R = Readable bit  | W = Writable bit | U = Unimplemented bit, | read as '0'        |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared   | x = Bit is unknown |

bit 15- CNFx[15:0]: Interrupt Change Notification Flag for PORTx bits

When CNSTYLE (CNCONx[11]) = 1:

1 = An enabled edge event occurred on the PORTx[n] pin

0 = An enabled edge event did not occur on the PORTx[n] pin

#### 8.4 Input Change Notification (ICN)

The Input Change Notification function of the I/O ports allows the dsPIC33CK64MP105 family devices to generate interrupt requests to the processor in response to a Change-of-State (COS) on selected input pins. This feature can detect input Change-of-States, even in Sleep mode, when the clocks are disabled. Every I/O port pin can be selected (enabled) for generating an interrupt request on a Change-of-State. Five control registers are associated with the Change Notification (CN) functionality of each I/O port. To enable the Change Notification feature for the port, the ON bit (CNCONx[15]) must be set.

The CNEN0x and CNEN1x registers contain the CN interrupt enable control bits for each of the input pins. The setting of these bits enables a CN interrupt for the corresponding pins. Also, these bits, in combination with the CNSTYLE bit (CNCONx[11]), define a type of transition when the interrupt is generated. Possible CN event options are listed in Table 8-3.

### TABLE 8-3:CHANGE NOTIFICATIONEVENT OPTIONS

| CNSTYLE Bit<br>(CNCONx[11]) | CNEN1x<br>Bit      | CNEN0x<br>Bit | Change Notification Event<br>Description  |
|-----------------------------|--------------------|---------------|---|
| 0                           | Does not<br>matter | 0             | Disabled  |
| 0                           | Does not<br>matter | 1             | Detects a mismatch between<br>the last read state and the<br>current state of the pin |
| 1                           | 0                  | 0             | Disabled  |
| 1                           | 0                  | 1             | Detects a positive transition<br>only (from '0' to '1')                               |
| 1                           | 1                  | 0             | Detects a negative transition<br>only (from '1' to '0')                               |
| 1                           | 1                  | 1             | Detects both positive and<br>negative transitions                                     |

The CNSTATx register indicates whether a change occurred on the corresponding pin since the last read of the PORTx bit. In addition to the CNSTATx register, the CNFx register is implemented for each port. This register contains flags for Change Notification events. These flags are set if the valid transition edge, selected in the CNEN0x and CNEN1x registers, is detected. CNFx stores the occurrence of the event. CNFx bits must be cleared in software to get the next Change Notification interrupt. The CN interrupt is generated only for the I/Os configured as inputs (corresponding TRISx bits must be set).

| Note: | Pull-ups and pull-downs on Input Change  |
|-------|--|
|       | Notification pins should always be       |
|       | disabled when the port pin is configured |
|       | as a digital output.                     |

#### 8.5 Peripheral Pin Select (PPS)

A major challenge in general purpose devices is providing the largest possible set of peripheral features, while minimizing the conflict of features on I/O pins. The challenge is even greater on low pin count devices. In an application where more than one peripheral needs to be assigned to a single pin, inconvenient work arounds in application code, or a complete redesign, may be the only option.

Peripheral Pin Select configuration provides an alternative to these choices by enabling peripheral set selection and placement on a wide range of I/O pins. By increasing the pinout options available on a particular device, users can better tailor the device to their entire application, rather than trimming the application to fit the device.

The Peripheral Pin Select configuration feature operates over a fixed subset of digital I/O pins. Users may independently map the input and/or output of most digital peripherals to any one of these I/O pins. Hardware safeguards are included that prevent accidental or spurious changes to the peripheral mapping once it has been established.

#### 8.5.1 AVAILABLE PINS

The number of available pins is dependent on the particular device and its pin count. Pins that support the Peripheral Pin Select feature include the label, "RPn", in their full pin designation, where "n" is the remappable pin number. "RP" is used to designate pins that support both remappable input and output functions.

#### 8.5.2 AVAILABLE PERIPHERALS

The peripherals managed by the Peripheral Pin Select are all digital only peripherals. These include general serial communications (UART and SPI), general purpose timer clock inputs, timer-related peripherals (input capture and output compare) and interrupt-on-change inputs.

In comparison, some digital only peripheral modules are never included in the Peripheral Pin Select feature. This is because the peripheral's function requires special I/O circuitry on a specific port and cannot be easily connected to multiple pins. One example includes I<sup>2</sup>C modules. A similar requirement excludes all modules with analog inputs, such as the A/D Converter (ADC)

A key difference between remappable and nonremappable peripherals is that remappable peripherals are not associated with a default I/O pin. The peripheral must always be assigned to a specific I/O pin before it can be used. In contrast, non-remappable peripherals are always available on a default pin, assuming that the peripheral is active and not conflicting with another peripheral.

# dsPIC33CK64MP105 FAMILY

When a remappable peripheral is active on a given I/O pin, it takes priority over all other digital I/Os and digital communication peripherals associated with the pin. Priority is given regardless of the type of peripheral that is mapped. Remappable peripherals never take priority over any analog functions associated with the pin.

# 8.5.3 CONTROLLING CONFIGURATION CHANGES

Because peripheral mapping can be changed during run time, some restrictions on peripheral remapping are needed to prevent accidental configuration changes. The dsPIC33CK64MP105 devices have implemented the control register lock sequence.

After a Reset, writes to the RPINRx and RPORx registers are allowed, but they can be disabled by setting the IOLOCK bit (RPCON[11]). Attempted writes with the IOLOCK bit set will appear to execute normally, but the contents of the registers will remain unchanged. Setting IOLOCK prevents writes to the control registers; clearing IOLOCK allows writes. To set or clear IOLOCK, the NVMKEY unlock sequence must be executed:

- 1. Write 0x55 to NVMKEY.
- 2. Write 0xAA to NVMKEY.
- 3. Clear (or set) IOLOCK as a single operation.

| Note: | XC16 compiler provides a built-in C |
|-------|-------------------------------------|
|       | language function for unlocking and |
|       | modifying the RPCON register:       |
|       | builtin_write_RPCON(value);         |
|       | For more information, see the XC16  |
|       | compiler help files.                |

#### 8.5.4 INPUT MAPPING

The inputs of the Peripheral Pin Select options are mapped on the basis of the peripheral. That is, a control register associated with a peripheral dictates the pin it will be mapped to. The RPINRx registers are used to configure peripheral input mapping. Each register contains sets of 8-bit fields, with each set associated with one of the remappable peripherals. Programming a given peripheral's bit field with an appropriate 8-bit index value maps the RPn pin with the corresponding value, or internal signal, to that peripheral. See Table 8-4 for a list of available inputs.

For example, Figure 8-2 illustrates remappable pin selection for the U1RX input.

#### FIGURE 8-2:

#### REMAPPABLE INPUT FOR U1RX



an input. Table 8-4 shows the details of the input

assignment.

| RPINRx[15:8] or<br>RPINRx[7:0] | Function        | Available on Ports |
|--------------------------------|-----------------|--------------------|
| 0                              | Vss             | Internal           |
| 1                              | Comparator 1    | Internal           |
| 2                              | Comparator 2    | Internal           |
| 3                              | Comparator 3    | Internal           |
| 4-5                            | RP4-RP5         | Reserved           |
| 6                              | PTG Trigger 26  | Internal           |
| 7                              | PTG Trigger 27  | Internal           |
| 8-10                           | RP8-RP10        | Reserved           |
| 11                             | PWM Event Out C | Internal           |
| 12                             | PWM Event Out D | Internal           |
| 13                             | PWM Event Out E | Internal           |
| 14-31                          | RP14-RP31       | Reserved           |
| 32                             | RP32            | Port Pin RB0       |
| 33                             | RP33            | Port Pin RB1       |
| 34                             | RP34            | Port Pin RB2       |
| 35                             | RP35            | Port Pin RB3       |
| 36                             | RP36            | Port Pin RB4       |
| 37                             | RP37            | Port Pin RB5       |
| 38                             | RP38            | Port Pin RB6       |
| 39                             | RP39            | Port Pin RB7       |
| 40                             | RP40            | Port Pin RB8       |
| 41                             | RP41            | Port Pin RB9       |
| 42                             | RP42            | Port Pin RB10      |
| 43                             | RP43            | Port Pin RB11      |
| 44                             | RP44            | Port Pin RB12      |
| 45                             | RP45            | Port Pin RB13      |
| 46                             | RP46            | Port Pin RB14      |
| 47                             | RP47            | Port Pin RB15      |
| 48                             | RP48            | Port Pin RC0       |
| 49                             | RP49            | Port Pin RC1       |
| 50                             | RP50            | Port Pin RC2       |
| 51                             | RP51            | Port Pin RC3       |
| 52                             | RP52            | Port Pin RC4       |
| 53                             | RP53            | Port Pin RC5       |
| 54                             | RP54            | Port Pin RC6       |
| 55                             | RP55            | Port Pin RC7       |
| 56                             | RP56            | Port Pin RC8       |
| 57                             | RP57            | Port Pin RC9       |
| 58                             | RP58            | Port Pin RC10      |
| 59                             | RP59            | Port Pin RC11      |
| 60                             | RP60            | Port Pin RC12      |
| 61                             | RP61            | Port Pin RC13      |

TABLE 8-4: REMAPPABLE PIN INPUTS

| RPINRx[15:8] or<br>RPINRx[7:0] | Function   | Available on Ports |  |
|--------------------------------|------------|--------------------|--|
| 62-64                          | RP62-RP64  | Reserved           |  |
| 65                             | RP65       | Port Pin RD1       |  |
| 66-71                          | RP66-RP71  | Reserved           |  |
| 72                             | RP72       | Port Pin RD8       |  |
| 73                             | RP73       | Reserved           |  |
| 74                             | RP74       | Port Pin RD10      |  |
| 75-76                          | RP75-RP76  | Reserved           |  |
| 77                             | RP77       | Port Pin RD13      |  |
| 78-175                         | RP78-RP175 | Reserved           |  |
| 176                            | RP176      | Virtual RPV0       |  |
| 177                            | RP177      | Virtual RPV1       |  |
| 178                            | RP178      | Virtual RPV2       |  |
| 179                            | RP179      | Virtual RPV3       |  |
| 180                            | RP180      | Virtual RPV4       |  |
| 181                            | RP181      | Virtual RPV5       |  |

#### TABLE 8-4: REMAPPABLE PIN INPUTS (CONTINUED)

#### 8.5.5 VIRTUAL CONNECTIONS

The dsPIC33CK64MP105 devices support six virtual RPn pins (RP176-RP181), which are identical in functionality to all other RPn pins, with the exception of pinouts. These six pins are internal to the devices and are not connected to a physical device pin.

These pins provide a simple way for inter-peripheral connection without utilizing a physical pin. For example, the output of the analog comparator can be connected to RP176 and the PWM Fault input can be configured for RP176 as well. This configuration allows the analog comparator to trigger PWM Faults without the use of an actual physical pin on the device.

| Input Name <sup>(1)</sup> | Function Name | Register | Register Bits |  |  |
|---------------------------|---------------|----------|---------------|--|--|
| External Interrupt 1      | INT1          | RPINR0   | INT1R[7:0]    |  |  |
| External Interrupt 2      | INT2          | RPINR1   | INT2R[7:0]    |  |  |
| External Interrupt 3      | INT3          | RPINR1   | INT3R[7:0]    |  |  |
| Timer1 External Clock     | T1CK          | RPINR2   | T1CK[7:0]     |  |  |
| SCCP Timer1               | TCKI1         | RPINR3   | TCKI1R[7:0]   |  |  |
| SCCP Capture 1            | ICM1          | RPINR3   | ICM1R[7:0]    |  |  |
| SCCP Timer2               | TCKI2         | RPINR4   | TCKI2R[7:0]   |  |  |
| SCCP Capture 2            | ICM2          | RPINR4   | ICM2R[7:0]    |  |  |
| SCCP Timer3               | ТСКІЗ         | RPINR5   | TCKI3R[7:0]   |  |  |
| SCCP Capture 3            | ICM3          | RPINR5   | ICM3R[7:0]    |  |  |
| SCCP Timer4               | TCKI4         | RPINR6   | TCKI4R[7:0]   |  |  |
| SCCP Capture 4            | ICM4          | RPINR6   | ICM4R[7:0]    |  |  |
| MCCP Timer5               | TCKI5         | RPINR7   | TCKI5R[7:0]   |  |  |
| MCCP Capture 5            | ICM5          | RPINR7   | ICM5R[7:0]    |  |  |
| xCCP Fault A              | OCFA          | RPINR11  | OCFAR[7:0]    |  |  |
| xCCP Fault B              | OCFB          | RPINR11  | OCFBR[7:0]    |  |  |
| PWM PCI Input 8           | PCI8          | RPINR12  | PCI8R[7:0]    |  |  |
| PWM PCI Input 9           | PCI9          | RPINR12  | PCI9R[7:0]    |  |  |
| PWM PCI Input 10          | PCI10         | RPINR13  | PCI10R[7:0]   |  |  |
| PWM PCI Input 11          | PCI11         | RPINR13  | PCI11R[7:0]   |  |  |
| QEI1 Input A              | QEIA1         | RPINR14  | QEIA1R[7:0]   |  |  |
| QEI1 Input B              | QEIB1         | RPINR14  | QEIB1R[7:0]   |  |  |
| QEI1 Index 1 Input        | QEINDX1       | RPINR15  | QEINDX1R[7:0] |  |  |
| QEI1 Home 1 Input         | QEIHOM1       | RPINR15  | QEIHOM1R[7:0] |  |  |
| QEI2 Input A              | QEIA2         | RPINR16  | QEIA2R[7:0]   |  |  |
| QEI2 Input B              | QEIB2         | RPINR16  | QEIB2R[7:0]   |  |  |
| QEI2 Index 1 Input        | QEINDX2       | RPINR17  | QEINDX2R[7:0] |  |  |
| QEI2 Home 1 Input         | QEIHOM2       | RPINR17  | QEIHOM2R[7:0] |  |  |
| UART1 Receive             | U1RX          | RPINR18  | U1RXR[7:0]    |  |  |
| UART1 Data-Set-Ready      | U1DSR         | RPINR18  | U1DSRR[7:0]   |  |  |
| UART2 Receive             | U2RX          | RPINR19  | U2RXR[7:0]    |  |  |
| UART2 Data-Set-Ready      | U2DSR         | RPINR19  | U2DSRR[7:0]   |  |  |
| SPI1 Data Input           | SDI1          | RPINR20  | SDI1R[7:0]    |  |  |
| SPI1 Clock Input          | SCK1IN        | RPINR20  | SCK1R[7:0]    |  |  |
| SPI1 Slave Select         | SS1           | RPINR21  | SS1R[7:0]     |  |  |
| Reference Clock Input     | REFCLKI       | RPINR21  | REFOIR[7:0]   |  |  |
| SPI2 Data Input           | SDI2          | RPINR22  | SDI2R[7:0]    |  |  |
| SPI2 Clock Input          | SCK2IN        | RPINR22  | SCK2R[7:0]    |  |  |
| SPI2 Slave Select         | SS2           | RPINR23  | SS2R[7:0]     |  |  |
| UART3 Receive             | U3RX          | RPINR27  | U3RXR[7:0]    |  |  |
|                           | U3DSR         | RPINR27  | U3DSRR[7:0]   |  |  |

| <b>TABLE 8-5</b> : | SELECTABLE INPUT SOURCES ( | MAPS INPUT TO FUNCTION) |
|--------------------|----------------------------|-------------------------|
|                    |                            |                         |

Note 1: Unless otherwise noted, all inputs use the Schmitt Trigger input buffers.

| Input Name <sup>(1)</sup>    | Function Name | Register | Register Bits |
|------------------------------|---------------|----------|---------------|
| SPI3 Data Input              | SDI3          | RPINR29  | SDI3R[7:0]    |
| SPI3 Clock Input             | SCK3IN        | RPINR29  | SCK3R[7:0]    |
| SPI3 Slave Select            | SS3           | RPINR30  | SS3R[7:0]     |
| xCCP Fault C                 | OCFC          | RPINR37  | OCFCR[7:0]    |
| PWM PCI Input 17             | PCI17         | RPINR37  | PCI17R[7:0]   |
| PWM PCI Input 18             | PCI18         | RPINR38  | PCI18R[7:0]   |
| PWM PCI Input 12             | PCI12         | RPINR42  | PCI12R[7:0]   |
| PWM PCI Input 13             | PCI13         | RPINR42  | PCI13R[7:0]   |
| PWM PCI Input 14             | PCI14         | RPINR43  | PCI14R[7:0]   |
| PWM PCI Input 15             | PCI15         | RPINR43  | PCI15R[7:0]   |
| PWM PCI Input 16             | PCI16         | RPINR44  | PCI16R[7:0]   |
| SENT1 Input                  | SENT1         | RPINR44  | SENT1R[7:0]   |
| SENT2 Input                  | SENT2         | RPINR45  | SENT2R[7:0]   |
| CLC Input A                  | CLCINA        | RPINR45  | CLCINAR[7:0]  |
| CLC Input B                  | CLCINB        | RPINR46  | CLCINBR[7:0]  |
| CLC Input C                  | CLCINC        | RPINR46  | CLCINCR[7:0]  |
| CLC Input D                  | CLCIND        | RPINR47  | CLCINDR[7:0]  |
| ADC Trigger Input (ADTRIG31) | ADCTRG        | RPINR47  | ADCTRGR[7:0]  |
| xCCP Fault D                 | OCFD          | RPINR48  | OCFDR[7:0]    |
| UART1 Clear-to-Send          | U1CTS         | RPINR48  | U1CTSR[7:0]   |
| UART2 Clear-to-Send          | U2CTS         | RPINR49  | U2CTSR[7:0]   |
| UART3 Clear-to-Send          | U3CTS         | RPINR49  | U3CTSR[7:0]   |

### TABLE 8-5: SELECTABLE INPUT SOURCES (MAPS INPUT TO FUNCTION) (CONTINUED)

Note 1: Unless otherwise noted, all inputs use the Schmitt Trigger input buffers.

#### 8.5.6 OUTPUT MAPPING

In contrast to inputs, the outputs of the Peripheral Pin Select options are mapped on the basis of the pin. In this case, a control register associated with a particular pin dictates the peripheral output to be mapped. The RPORx registers are used to control output mapping. Each register contains sets of 6-bit fields, with each set associated with one RPn pin (see Register 8-48 through Register 8-67). The value of the bit field corresponds to one of the peripherals and that peripheral's output is mapped to the pin (see Table 8-7 and Figure 8-3).

A null output is associated with the output register Reset value of '0'. This is done to ensure that remappable outputs remain disconnected from all output pins by default.

#### FIGURE 8-3: MULTIPLEXING REMAPPABLE OUTPUTS FOR RPn



Note 1: There are six virtual output ports which are not connected to any I/O ports (RP176-RP181). These virtual ports can be accessed by RPOR17, RPOR18 and RPOR19.

#### 8.5.7 MAPPING LIMITATIONS

The control schema of the peripheral select pins is not limited to a small range of fixed peripheral configurations. There are no mutual or hardware-enforced lockouts between any of the peripheral mapping SFRs. Literally, any combination of peripheral mappings, across any or all of the RPn pins, is possible. This includes both many-to-one and one-to-many mappings of peripheral inputs, and outputs to pins. While such mappings may be technically possible from a configuration point of view, they may not be supportable from an electrical point of view (see Table 8-6).

#### TABLE 8-6: REMAPPABLE OUTPUT PIN REGISTERS

| Register     | RP Pin | I/O Port         |
|--------------|--------|------------------|
| RPOR0[5:0]   | RP32   | Port Pin RB0     |
| RPOR0[13:8]  | RP33   | Port Pin RB1     |
| RPOR1[5:0]   | RP34   | Port Pin RB2     |
| RPOR1[13:8]  | RP35   | Port Pin RB3     |
| RPOR2[5:0]   | RP36   | Port Pin RB4     |
| RPOR2[13:8]  | RP37   | Port Pin RB5     |
| RPOR3[5:0]   | RP38   | Port Pin RB6     |
| RPOR3[13:8]  | RP39   | Port Pin RB7     |
| RPOR4[5:0]   | RP40   | Port Pin RB8     |
| RPOR4[13:8]  | RP41   | Port Pin RB9     |
| RPOR5[5:0]   | RP42   | Port Pin RB10    |
| RPOR5[13:8]  | RP43   | Port Pin RB11    |
| RPOR6[5:0]   | RP44   | Port Pin RB12    |
| RPOR6[13:8]  | RP45   | Port Pin RB13    |
| RPOR7[5:0]   | RP46   | Port Pin RB14    |
| RPOR7[13:8]  | RP47   | Port Pin RB15    |
| RPOR8[5:0]   | RP48   | Port Pin RC0     |
| RPOR8[13:8]  | RP49   | Port Pin RC1     |
| RPOR9[5:0]   | RP50   | Port Pin RC2     |
| RPOR9[13:8]  | RP51   | Port Pin RC3     |
| RPOR10[5:0]  | RP52   | Port Pin RC4     |
| RPOR10[13:8] | RP53   | Port Pin RC5     |
| RPOR11[5:0]  | RP54   | Port Pin RC6     |
| RPOR11[13:8] | RP55   | Port Pin RC7     |
| RPOR12[5:0]  | RP56   | Port Pin RC8     |
| RPOR12[13:8] | RP57   | Port Pin RC9     |
| RPOR13[5:0]  | RP58   | Port Pin RC10    |
| RPOR13[13:8] | RP59   | Port Pin RC11    |
| RPOR14[5:0]  | RP60   | Port Pin RC12    |
| RPOR14[13:8] | RP61   | Port Pin RC13    |
| RPOR15[5:0]  | RP65   | Port Pin RD1     |
| RPOR15[13:8] | RP72   | Port Pin RD8     |
| RPOR16[5:0]  | RP74   | Port Pin D10     |
| RPOR16[13:8] | RP77   | Port Pin RD13    |
| RPOR17[5:0]  | RP176  | Virtual Pin RPV0 |
| RPOR17[13:8] | RP177  | Virtual Pin RPV1 |
| RPOR18[5:0]  | RP178  | Virtual Pin RPV2 |
| RPOR18[13:8] | RP179  | Virtual Pin RPV3 |
| RPOR19[5:0]  | RP180  | Virtual Pin RPV4 |
| RPOR19[13:8] | RP181  | Virtual Pin RPV5 |

| Function      | RPnR[5:0] | Output Name                        |
|---------------|-----------|------------------------------------|
| Not Connected | 0         | Not Connected                      |
| U1TX          | 1         | RPn tied to UART1 Transmit         |
| U1RTS         | 2         | RPn tied to UART1 Request-to-Send  |
| U2TX          | 3         | RPn tied to UART2 Transmit         |
| U2RTS         | 4         | RPn tied to UART2 Request-to-Send  |
| SDO1          | 5         | RPn tied to SPI1 Data Output       |
| SCK1          | 6         | RPn tied to SPI1 Clock Output      |
| SS1           | 7         | RPn tied to SPI1 Slave Select      |
| SDO2          | 8         | RPn tied to SPI2 Data Output       |
| SCK2          | 9         | RPn tied to SPI2 Clock Output      |
| SS2           | 10        | RPn tied to SPI2 Slave Select      |
| SDO3          | 11        | RPn tied to SPI3 Data Output       |
| SCK3          | 12        | RPn tied to SPI3 Clock Output      |
| SS3           | 13        | RPn tied to SPI3 Slave Select      |
| REFCLKO       | 14        | RPn tied to Reference Clock Output |
| OCM1A         | 15        | RPn tied to SCCP1 Output           |
| OCM2A         | 16        | RPn tied to SCCP2 Output           |
| ОСМЗА         | 17        | RPn tied to SCCP3 Output           |
| OCM4A         | 18        | RPn tied to SCCP4 Output           |
| CMP1          | 23        | RPn tied to Comparator 1 Output    |
| CMP2          | 24        | RPn tied to Comparator 2 Output    |
| CMP3          | 25        | RPn tied to Comparator 3 Output    |
| U3TX          | 27        | RPn tied to UART3 Transmit         |
| U3RTS         | 28        | RPn tied to UART3 Request-to-Send  |
| PWM4H         | 34        | RPn tied to PWM4H Output           |
| PWM4L         | 35        | RPn tied to PWM4L Output           |
| PWMEA         | 36        | RPn tied to PWM Event A Output     |
| PWMEB         | 37        | RPn tied to PWM Event B Output     |
| QEICMP1       | 38        | RPn tied to QEI1 Comparator Output |
| QEICMP2       | 39        | RPn tied to QEI2 Comparator Output |
| CLC1OUT       | 40        | RPn tied to CLC1 Output            |
| CLC2OUT       | 41        | RPn tied to CLC2 Output            |
| PWMEC         | 44        | RPn tied to PWM Event C Output     |
| PWMED         | 45        | RPn tied to PWM Event D Output     |
| PTGTRG24      | 46        | PTG Trigger Output 24              |
| PTGTRG25      | 47        | PTG Trigger Output 25              |
| SENT1OUT      | 48        | RPn tied to SENT1 Output           |
| SENT2OUT      | 49        | RPn tied to SENT2 Output           |
| OCM5A         | 50        | RPn tied to MCCP5 Output A         |
| OCM5B         | 51        | RPn tied to MCCP5 Output B         |
| OCM5C         | 52        | RPn tied to MCCP5 Output C         |
| OCM5D         | 53        | RPn tied to MCCP5 Output D         |

| <b>TABLE 8-7:</b> | <b>OUTPUT SELECTION FOR REMAPPABLE PINS (RPr</b> | n) |
|-------------------|--|----|
|                   |  |    |

© 2018-2019 Microchip Technology Inc.

| Function | RPnR[5:0] | Output Name                |
|----------|-----------|----------------------------|
| OCM5E    | 54        | RPn tied to MCCP5 Output E |
| OCM5F    | 55        | RPn tied to MCCP5 Output F |
| CLC3OUT  | 59        | RPn tied to CLC4 Output    |
| CLC4OUT  | 60        | RPn tied to CLC4 Output    |
| U1DTR    | 61        | RPn tied to UART1 DTR      |
| U2DTR    | 62        | RPn tied to UART2 DTR      |
| U3DTR    | 63        | RPn tied to UART3 DTR      |

### TABLE 8-7: OUTPUT SELECTION FOR REMAPPABLE PINS (RPn) (CONTINUED)

#### 8.5.8 I/O HELPFUL TIPS

- 1. In some cases, certain pins, as defined in Table 31-15 under "Injection Current", have internal protection diodes to VDD and Vss. The term, "Injection Current", is also referred to as "Clamp Current". On designated pins, with sufficient external current-limiting precautions by the user, I/O pin input voltages are allowed to be greater or lesser than the data sheet absolute maximum ratings, with respect to the Vss and VDD supplies. Note that when the user application forward biases either of the high or low-side internal input clamp diodes, that the resulting current being injected into the device that is clamped internally by the VDD and Vss power rails, may affect the ADC accuracy by four to six counts.
- 2. I/O pins that are shared with any analog input pin (i.e., ANx) are always analog pins, by default, after any Reset. Consequently, configuring a pin as an analog input pin automatically disables the digital input pin buffer and any attempt to read the digital input level by reading PORTx or LATx will always return a '0', regardless of the digital logic level on the pin. To use a pin as a digital I/O pin on a shared ANx pin, the user application needs to configure the Analog Select for PORTx registers in the I/O ports module (i.e., ANSELx) by setting the appropriate bit that corresponds to that I/O port pin to a '0'.
- **Note:** Although it is not possible to use a digital input pin when its analog function is enabled, it is possible to use the digital I/O output function,  $TRISx = 0 \times 0$ , while the analog function is also enabled. However, this is not recommended, particularly if the analog input is connected to an external analog voltage source, which would create signal contention between the analog signal and the output pin driver.

- 3. Most I/O pins have multiple functions. Referring to the device pin diagrams in this data sheet, the priorities of the functions allocated to any pins are indicated by reading the pin name, from left-to-right. The left most function name takes precedence over any function to its right in the naming convention. For example: AN16/T2CK/T7CK/RC1; this indicates that AN16 is the highest priority in this example and will supersede all other functions to its right in the list. Those other functions to its right, even if enabled, would not work as long as any other function to its left was enabled. This rule applies to all of the functions listed for a given pin.
- 4. Each pin has an internal weak pull-up resistor and pull-down resistor that can be configured using the CNPUx and CNPDx registers, respectively. These resistors eliminate the need for external resistors in certain applications. The internal pull-up is up to ~(VDD - 0.8), not VDD. This value is still above the minimum VIH of CMOS and TTL devices.
- 5. When driving LEDs directly, the I/O pin can source or sink more current than what is specified in the VOH/IOH and VOL/IOL DC characteristics specification. The respective IOH and IOL current rating only applies to maintaining the corresponding output at or above the VOH, and at or below the VOL levels. However, for LEDs, unlike digital inputs of an externally connected device, they are not governed by the same minimum VIH/VIL levels. An I/O pin output can safely sink or source any current less than that listed in the Absolute Maximum Ratings in Section 31.0 "Electrical Characteristics" of this data sheet. For example:

VOH = 2.4v @ IOH = -8 mA and VDD = 3.3VThe maximum output current sourced by any 8 mA I/O pin = 12 mA.

LED source current < 12 mA is technically permitted.

- 6. The Peripheral Pin Select (PPS) pin mapping rules are as follows:
  - a) Only one "output" function can be active on a given pin at any time, regardless if it is a dedicated or remappable function (one pin, one output).
  - b) It is possible to assign a "remappable output" function to multiple pins and externally short or tie them together for increased current drive.
  - c) If any "dedicated output" function is enabled on a pin, it will take precedence over any remappable "output" function.
  - d) If any "dedicated digital" (input or output) function is enabled on a pin, any number of "input" remappable functions can be mapped to the same pin.
  - e) If any "dedicated analog" function(s) are enabled on a given pin, "digital input(s)" of any kind will all be disabled, although a single "digital output", at the user's cautionary discretion, can be enabled and active as long as there is no signal contention with an external analog input signal. For example, it is possible for the ADC to convert the digital output logic level, or to toggle a digital output on a comparator or ADC input, provided there is no external analog input, such as for a Built-In Self-Test (BIST).
  - f) Any number of "input" remappable functions can be mapped to the same pin(s) at the same time, including to any pin with a single output from either a dedicated or remappable "output".
  - g) The TRISx registers control only the digital I/O output buffer. Any other dedicated or remappable active "output" will automatically override the TRISx setting. The TRISx register does not control the digital logic "input" buffer. Remappable digital "inputs" do not automatically override TRISx settings, which means that the TRISx bit must be set to input for pins with only remappable input function(s) assigned.
  - h) All analog pins are enabled by default after any Reset and the corresponding digital input buffer on the pin has been disabled. Only the Analog Select for PORTx (ANSELx) registers control the digital input buffer, *not* the TRISx register. The user must disable the analog function on a pin using the Analog Select for PORTx registers in order to use any "digital input(s)" on a corresponding pin, no exceptions.

### 8.5.9 I/O PORTS RESOURCES

Many useful resources are provided on the main product page of the Microchip website for the devices listed in this data sheet. This product page contains the latest updates and additional information.

#### 8.5.9.1 Key Resources

- "I/O Ports with Edge Detect" (www.microchip.com/DS70005322) in the "dsPIC33/PIC24 Family Reference Manual"
- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All Related "dsPIC33/PIC24 Family Reference Manual" Sections
- Development Tools

#### **TABLE 8-8:** PORTA REGISTER SUMMARY

| Register | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11  | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4        | Bit 3 | Bit 2      | Bit 1 | Bit 0 |
|----------|--------|--------|--------|--------|---------|--------|-------|-------|-------|-------|-------|--------------|-------|------------|-------|-------|
| ANSELA   | _      | _      | _      | _      | —       |        | _     |       | —     | _     | -     | ANSELA[4:0]  |       |            |       |       |
| TRISA    | _      |        | _      | _      | _       |        |       |       |       |       | _     |              |       | TRISA[4:0] |       |       |
| PORTA    | _      |        | _      | _      | _       |        |       |       |       |       | _     |              |       | RA[4:0]    |       |       |
| LATA     | _      | _      | _      | _      | —       |        | _     |       | _     | —     | _     |              |       | LATA[4:0]  |       |       |
| ODCA     | _      |        | _      | _      | _       |        |       |       |       |       | _     |              |       | ODCA[4:0]  |       |       |
| CNPUA    | _      |        | _      | _      | _       |        |       |       |       |       | _     |              |       | CNPUA[4:0] |       |       |
| CNPDA    | _      | _      | _      | _      | —       |        | _     |       | _     | —     | _     |              |       | CNPDA[4:0] |       |       |
| CNCONA   | ON     |        | _      | _      | CNSTYLE |        |       |       |       |       | _     | _            | _     | _          | _     |       |
| CNEN0A   | _      |        | _      | _      | _       |        |       |       |       |       | _     | CNEN0A[4:0]  |       |            |       |       |
| CNSTATA  | _      | _      | _      | _      | —       |        | _     |       | _     | —     | _     | CNSTATA[4:0] |       |            |       |       |
| CNEN1A   | _      | _      | —      | _      | —       |        |       |       |       |       | _     | CNEN1A[4:0]  |       |            |       |       |
| CNFA     | _      |        | _      |        | _       |        |       |       |       |       | _     | CNFA[4:0]    |       |            |       |       |

#### **TABLE 8-9**: PORTB REGISTER SUMMARY

| Register | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11  | Bit 10 | Bit 9 | Bit 8      | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2    | Bit 1 | Bit 0 |
|----------|--------|--------|--------|--------|---------|--------|-------|------------|-------|-------|-------|-------|-------|----------|-------|-------|
| ANSELB   | —      | —      |        | _      | —       | -      | A     | NSELB[9:   | 7]    | —     | —     |       | A     | NSELB[4: | D]    |       |
| TRISB    |        |        |        |        |         |        | TF    | RISB[15:0] |       |       |       |       |       |          |       |       |
| PORTB    |        |        |        |        |         |        | I     | RB[15:0]   |       |       |       |       |       |          |       |       |
| LATB     |        |        |        |        |         |        | L     | ATB[15:0]  |       |       |       |       |       |          |       |       |
| ODCB     |        |        |        |        |         |        | OI    | DCB[15:0]  |       |       |       |       |       |          |       |       |
| CNPUB    |        |        |        |        |         |        | CN    | IPUB[15:0  | ]     |       |       |       |       |          |       |       |
| CNPDB    |        |        |        |        |         |        | CN    | IPDB[15:0  | ]     |       |       |       |       |          |       |       |
| CNCONB   | ON     | —      | _      | _      | CNSTYLE | _      | —     | _          |       | _     |       | _     | —     |          |       | —     |
| CNEN0B   |        |        |        |        |         |        | CN    | NEN0[15:0  | ]     |       |       |       |       |          |       |       |
| CNSTATB  |        |        |        |        |         |        | CNS   | STATB[15:  | 0]    |       |       |       |       |          |       |       |
| CNEN1B   |        |        |        |        |         |        | CN    | EN1B[15:0  | )]    |       |       |       |       |          |       |       |
| CNFB     |        |        |        |        |         |        | C     | NFB[15:0]  |       |       |       |       |       |          |       |       |

### TABLE 8-10: PORTC REGISTER SUMMARY

| Register | Bit 15 | Bit 14 | Bit 13 | Bit 12        | Bit 11  | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6   | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|----------|--------|--------|--------|---------------|---------|--------|-------|-------|-------|---------|-------|-------|-------|-------|-------|-------|
| ANSELC   | —      | —      | _      |               |         |        |       |       |       |         |       |       |       |       |       |       |
| TRISC    | _      | _      |        |               |         |        |       |       | TRISC | [13:0]  |       |       |       |       |       |       |
| PORTC    | _      | _      |        | RC[13:0]      |         |        |       |       |       |         |       |       |       |       |       |       |
| LATC     | —      | _      |        |               |         |        |       |       | LATC[ | 13:0]   |       |       |       |       |       |       |
| ODCC     | —      | _      |        |               |         |        |       |       | ODCC  | [13:0]  |       |       |       |       |       |       |
| CNPUC    | _      | _      |        |               |         |        |       |       | CNPUC | 2[13:0] |       |       |       |       |       |       |
| CNPDC    | —      | _      |        |               |         |        |       |       | CNPDC | 2[13:0] |       |       |       |       |       |       |
| CNCONC   | ON     | —      | —      | _             | CNSTYLE | _      | _     | _     | —     | _       | _     | —     | —     | _     |       | _     |
| CNEN0C   | _      | —      |        |               |         |        |       |       | CNEN0 | C[13:0] |       |       |       |       |       |       |
| CNSTATC  | —      | _      |        | CNSTATC[13:0] |         |        |       |       |       |         |       |       |       |       |       |       |
| CNEN1C   | _      | _      |        | CNEN1C[13:0]  |         |        |       |       |       |         |       |       |       |       |       |       |
| CNFC     | _      | _      |        |               |         |        |       |       | CNFC  | [13:0]  |       |       |       |       |       |       |

#### TABLE 8-11: PORTD REGISTER SUMMARY

| Register | Bit 15 | Bit 14 | Bit 13    | Bit 12 | Bit 11  | Bit 10    | Bit 9 | Bit 8    | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1    | Bit 0 |
|----------|--------|--------|-----------|--------|---------|-----------|-------|----------|-------|-------|-------|-------|-------|-------|----------|-------|
| ANSELD   | _      |        | ANSELD13  |        | —       | ANSELD10  | —     | —        |       | —     |       | _     | —     | _     | —        | —     |
| TRISD    |        | -      | TRISD13   | _      | —       | TRISD10   | _     | TRISD8   | _     | _     | _     | _     | _     | _     | TRISD1   | —     |
| PORTD    |        | -      | RD13      | _      | —       | RD10      | _     | RD8      | _     | _     | _     | _     | _     | _     | RD1      | —     |
| LATD     | _      |        | LATD13    |        | _       | LATD10    | _     | LATD8    |       | _     |       |       | _     |       | LATD1    | —     |
| ODCD     | _      |        | ODCD13    |        | _       | ODCD10    | —     | ODCD8    |       | —     |       |       | —     |       | ODCD1    |       |
| CNPUD    |        | -      | CNPUD13   | _      | —       | CNPUD10   | _     | CNPUD8   | _     | —     | _     | _     | _     | _     | CNPUD1   | —     |
| CNPDD    | _      |        | CNPDD13   |        | _       | CNPDD10   | _     | CNPDD8   |       | _     |       |       | _     |       | CNPDD1   | —     |
| CNCOND   | ON     |        | —         |        | CNSTYLE | —         | —     | _        |       | _     |       |       | —     |       | _        |       |
| CNEN0D   | _      |        | CNEN0D13  |        | _       | CNEN0D10  | —     | CNEN0D8  |       | _     |       |       | —     |       | CNEN0D1  |       |
| CNSTATD  | _      |        | CNSTATD13 |        | _       | CNSTATD10 | —     | CNSTATD8 |       | —     |       |       | —     |       | CNSTATD1 |       |
| CNEN1D   | _      |        | CNEN1D13  |        |         | CNEN1D10  | _     | CNEN1D8  |       | _     |       |       | _     |       | CNEN1D1  | —     |
| CNFD     | _      |        | CNFD13    |        | _       | CNFD10    | —     | CNFD8    |       |       |       |       |       |       | CNFD1    |       |

#### 8.5.10 PERIPHERAL PIN SELECT REGISTERS

#### REGISTER 8-13: RPCON: PERIPHERAL REMAPPING CONFIGURATION REGISTER<sup>(1)</sup>

| U-0    | U-0 | U-0 | U-0 | R/W-0  | U-0 | U-0 | U-0   |
|--------|-----|-----|-----|--------|-----|-----|-------|
| _      | —   | —   | _   | IOLOCK | —   | _   |       |
| bit 15 |     |     |     |        |     |     | bit 8 |
|        |     |     |     |        |     |     |       |
| U-0    | U-0 | U-0 | U-0 | U-0    | U-0 | U-0 | U-0   |
| —      | —   |     | _   | _      | _   |     | _     |
| bit 7  |     |     |     |        |     |     | bit 0 |
|        |     |     |     |        |     |     |       |

| Legend:           |                  |                             |                    |
|-------------------|------------------|-----------------------------|--------------------|
| R = Readable bit  | W = Writable bit | U = Unimplemented bit, read | d as '0'           |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared        | x = Bit is unknown |

bit 15-12 Unimplemented: Read as '0'

bit 11 IOLOCK: Peripheral Remapping Register Lock bit

1 = All Peripheral Remapping registers are locked and cannot be written

0 = All Peripheral Remapping registers are unlocked and can be written

bit 10-0 Unimplemented: Read as '0'

**Note 1:** Writing to this register needs an unlock sequence.

#### REGISTER 8-14: RPINR0: PERIPHERAL PIN SELECT INPUT REGISTER 0

| R/W-0  |
|--------|--------|--------|--------|--------|--------|--------|--------|
| INT1R7 | INT1R6 | INT1R5 | INT1R4 | INT1R3 | INT1R2 | INT1R1 | INT1R0 |
| bit 15 |        |        |        |        |        |        | bit 8  |
|        |        |        |        |        |        |        |        |
| U-0    |
| _      | _      | _      | _      | _      | _      | _      | _      |

bit 0

| Legend:           |                  |                             |                    |
|-------------------|------------------|-----------------------------|--------------------|
| R = Readable bit  | W = Writable bit | U = Unimplemented bit, read | as '0'             |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared        | x = Bit is unknown |

bit 15-8 **INT1R[7:0]:** Assign External Interrupt 1 (INT1) to the Corresponding RPn Pin bits See Table 8-4.

bit 7-0 Unimplemented: Read as '0'

bit 7

| R/W-0   | R/W-0  | R/W-0  | R/W-0  | R/W-0  | R/W-0  | R/W-0  | R/W-0  |
|---------|--------|--------|--------|--------|--------|--------|--------|
| INT3R7  | INT3R6 | INT3R5 | INT3R4 | INT3R3 | INT3R2 | INT3R1 | INT3R0 |
| bit 15  | ·      | •      |        |        |        | •      | bit 8  |
|         |        |        |        |        |        |        |        |
| R/W-0   | R/W-0  | R/W-0  | R/W-0  | R/W-0  | R/W-0  | R/W-0  | R/W-0  |
| INT2R7  | INT2R6 | INT2R5 | INT2R4 | INT2R3 | INT2R2 | INT2R1 | INT2R0 |
| bit 7   |        |        |        |        |        | •      | bit 0  |
|         |        |        |        |        |        |        |        |
| Legend: |        |        |        |        |        |        |        |

#### REGISTER 8-15: RPINR1: PERIPHERAL PIN SELECT INPUT REGISTER 1

| Legena:           |                  |                        |                    |
|-------------------|------------------|------------------------|--------------------|
| R = Readable bit  | W = Writable bit | U = Unimplemented bit, | , read as '0'      |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared   | x = Bit is unknown |

bit 15-8 INT3R[7:0]: Assign External Interrupt 3 (INT3) to the Corresponding RPn Pin bits See Table 8-4. bit 7-0 INT2R[7:0]: Assign External Interrupt 2 (INT2) to the Corresponding RPn Pin bits

bit 7-0 **INT2R[7:0]:** Assign External Interrupt 2 (INT2) to the Corresponding RPn Pin bits See Table 8-4.

#### REGISTER 8-16: RPINR2: PERIPHERAL PIN SELECT INPUT REGISTER 2

| R/W-0  |
|--------|--------|--------|--------|--------|--------|--------|--------|
| T1CKR7 | T1CKR6 | T1CKR5 | T1CKR4 | T1CKR3 | T1CKR2 | T1CKR1 | T1CKR0 |
| bit 15 |        |        |        |        |        |        | bit 8  |

| U-0   | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0   |
|-------|-----|-----|-----|-----|-----|-----|-------|
| —     | —   | —   | _   | _   | —   | —   | —     |
| bit 7 |     |     |     |     |     |     | bit 0 |

| Legend:           |                  |                             |                    |
|-------------------|------------------|-----------------------------|--------------------|
| R = Readable bit  | W = Writable bit | U = Unimplemented bit, read | d as '0'           |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared        | x = Bit is unknown |

bit 15-8 **T1CKR[7:0]:** Assign Timer1 External Clock (T1CK) to the Corresponding RPn Pin bits See Table 8-4.

bit 7-0 Unimplemented: Read as '0'

| R/W-0  |
|--------|--------|--------|--------|--------|--------|--------|--------|
| ICM1R7 | ICM1R6 | ICM1R5 | ICM1R4 | ICM1R3 | ICM1R2 | ICM1R1 | ICM1R0 |
| bit 15 |        |        |        |        |        |        | bit 8  |
|        |        |        |        |        |        |        |        |

#### REGISTER 8-17: RPINR3: PERIPHERAL PIN SELECT INPUT REGISTER 3

| R/W-0   |
|---------|---------|---------|---------|---------|---------|---------|---------|
| TCKI1R7 | TCKI1R6 | TCKI1R5 | TCKI1R4 | TCKI1R3 | TCKI1R2 | TCKI1R1 | TCKI1R0 |
| bit 7   |         |         |         |         |         |         | bit 0   |

| Legend:           |                  |                          |                    |
|-------------------|------------------|--------------------------|--------------------|
| R = Readable bit  | W = Writable bit | U = Unimplemented bit, r | ead as '0'         |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared     | x = Bit is unknown |

bit 15-8 ICM1R[7:0]: Assign SCCP Capture 1 (ICM1) Input to the Corresponding RPn Pin bits See Table 8-4.

bit 7-0 **TCKI1[7:0]:** Assign SCCP Timer1 (TCKI1) Input to the Corresponding RPn Pin bits See Table 8-4.

#### REGISTER 8-18: RPINR4: PERIPHERAL PIN SELECT INPUT REGISTER 4

| R/W-0  |
|--------|--------|--------|--------|--------|--------|--------|--------|
| ICM2R7 | ICM2R6 | ICM2R5 | ICM2R4 | ICM2R3 | ICM2R2 | ICM2R1 | ICM2R0 |
| bit 15 |        |        |        |        |        |        | bit 8  |

| R/W-0   |
|---------|---------|---------|---------|---------|---------|---------|---------|
| TCKI2R7 | TCKI2R6 | TCKI2R5 | TCKI2R4 | TCKI2R3 | TCKI2R2 | TCKI2R1 | TCKI2R0 |
| bit 7   | •       |         |         |         |         |         | bit 0   |

| Legend:           |                  |                             |                    |
|-------------------|------------------|-----------------------------|--------------------|
| R = Readable bit  | W = Writable bit | U = Unimplemented bit, read | l as '0'           |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared        | x = Bit is unknown |

bit 15-8 ICM2R[7:0]: Assign SCCP Capture 2 (ICM2) Input to the Corresponding RPn Pin bits See Table 8-4.

bit 7-0 **TCKI2R[7:0]:** Assign SCCP Timer2 (TCKI2) Input to the Corresponding RPn Pin bits See Table 8-4.

| R/W-0   |
|---------|---------|---------|---------|---------|---------|---------|---------|
| ICM3R7  | ICM3R6  | ICM3R5  | ICM3R4  | ICM3R3  | ICM3R2  | ICM3R1  | ICM3R0  |
| bit 15  |         |         |         |         |         |         | bit 8   |
|         |         |         |         |         |         |         |         |
| R/W-0   |
| TCKI3R7 | TCKI3R6 | TCKI3R5 | TCKI3R4 | TCKI3R3 | TCKI3R2 | TCKI3R1 | TCKI3R0 |
| bit 7   |         |         |         |         |         |         | bit 0   |
|         |         |         |         |         |         |         |         |
| Lagandi |         |         |         |         |         |         |         |

#### REGISTER 8-19: RPINR5: PERIPHERAL PIN SELECT INPUT REGISTER 5

| Legena:           |                  |                        |                    |
|-------------------|------------------|------------------------|--------------------|
| R = Readable bit  | W = Writable bit | U = Unimplemented bit, | read as '0'        |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared   | x = Bit is unknown |

bit 15-8 ICM3R[7:0]: Assign SCCP Capture 3 (ICM3) Input to the Corresponding RPn Pin bits See Table 8-4.

bit 7-0 **TCKI3R[7:0]:** Assign SCCP Timer3 (TCKI3) Input to the Corresponding RPn Pin bits See Table 8-4.

#### REGISTER 8-20: RPINR6: PERIPHERAL PIN SELECT INPUT REGISTER 6

| R/W-0  |
|--------|--------|--------|--------|--------|--------|--------|--------|
| ICM4R7 | ICM4R6 | ICM4R5 | ICM4R4 | ICM4R3 | ICM4R2 | ICM4R1 | ICM4R0 |
| bit 15 |        |        |        | •      |        |        | bit 8  |

| R/W-0   |
|---------|---------|---------|---------|---------|---------|---------|---------|
| TCKI4R7 | TCKI4R6 | TCKI4R5 | TCKI4R4 | TCKI4R3 | TCKI4R2 | TCKI4R1 | TCKI4R0 |
| bit 7   |         |         |         |         |         |         | bit 0   |

| Legend:           |                  |                        |                    |
|-------------------|------------------|------------------------|--------------------|
| R = Readable bit  | W = Writable bit | U = Unimplemented bit, | read as '0'        |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared   | x = Bit is unknown |

bit 15-8 ICM4R[7:0]: Assign SCCP Capture 4 (ICM4) Input to the Corresponding RPn Pin bits See Table 8-4.

bit 7-0 **TCKI4R[7:0]:** Assign SCCP Timer4 (TCKI4) Input to the Corresponding RPn Pin bits See Table 8-4.

| bit 15 |        |        |        |        |        |        | bit 8  |
|--------|--------|--------|--------|--------|--------|--------|--------|
| ICM5R7 | ICM5R6 | ICM5R5 | ICM5R4 | ICM5R3 | ICM5R2 | ICM5R1 | ICM5R0 |
| R/W-0  |

#### REGISTER 8-21: RPINR7: PERIPHERAL PIN SELECT INPUT REGISTER 7

| R/W-0   |
|---------|---------|---------|---------|---------|---------|---------|---------|
| TCKI5R7 | TCKI5R6 | TCKI5R5 | TCKI5R4 | TCKI5R3 | TCKI5R2 | TCKI5R1 | TCKI5R0 |
| bit 7   |         |         |         |         |         |         | bit 0   |

| Legend:           |                  |                       |                    |
|-------------------|------------------|-----------------------|--------------------|
| R = Readable bit  | W = Writable bit | U = Unimplemented bit | , read as '0'      |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared  | x = Bit is unknown |

bit 15-8 ICM5R[7:0]: Assign MCCP Capture 5 (ICM5) Input to the Corresponding RPn Pin bits See Table 8-4.

bit 7-0 **TCKI5R[7:0]:** Assign MCCP Timer5 (TCKI5) Input to the Corresponding RPn Pin bits See Table 8-4.

#### REGISTER 8-22: RPINR11: PERIPHERAL PIN SELECT INPUT REGISTER 11

| R/W-0  |
|--------|--------|--------|--------|--------|--------|--------|--------|
| OCFBR7 | OCFBR6 | OCFBR5 | OCFBR4 | OCFBR3 | OCFBR2 | OCFBR1 | OCFBR0 |
| bit 15 |        |        |        |        |        |        | bit 8  |

| R/W-0  |
|--------|--------|--------|--------|--------|--------|--------|--------|
| OCFAR7 | OCFAR6 | OCFAR5 | OCFAR4 | OCFAR3 | OCFAR2 | OCFAR1 | OCFAR0 |
| bit 7  |        |        |        |        |        |        | bit 0  |

| Legend:           |                  |                       |                    |
|-------------------|------------------|-----------------------|--------------------|
| R = Readable bit  | W = Writable bit | U = Unimplemented bit | , read as '0'      |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared  | x = Bit is unknown |

bit 15-8 **OCFBR[7:0]:** Assign xCCP Fault B (OCFB) Input to the Corresponding RPn Pin bits See Table 8-4.

bit 7-0 **OCFAR[7:0]:** Assign xCCP Fault A (OCFA) Input to the Corresponding RPn Pin bits See Table 8-4.

| R/W-0  |
|--------|--------|--------|--------|--------|--------|--------|--------|
| PCI9R7 | PCI9R6 | PCI9R5 | PCI9R4 | PCI9R3 | PCI9R2 | PCI9R1 | PCI9R0 |
| bit 15 |        |        |        |        |        |        | bit 8  |

#### REGISTER 8-23: RPINR12: PERIPHERAL PIN SELECT INPUT REGISTER 12

| R/W-0  |
|--------|--------|--------|--------|--------|--------|--------|--------|
| PCI8R7 | PCI8R6 | PCI8R5 | PCI8R4 | PCI8R3 | PCI8R2 | PCI8R1 | PCI8R0 |
| bit 7  |        |        |        |        |        |        | bit 0  |

| Legend:           |                  |                       |                    |
|-------------------|------------------|-----------------------|--------------------|
| R = Readable bit  | W = Writable bit | U = Unimplemented bit | , read as '0'      |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared  | x = Bit is unknown |

| bit 15-8 | PCI9R[7:0]: Assign PWM Input 9 (PCI9) to the Corresponding RPn Pin bits |
|----------|---|
|          | See Table 8-4.  |
| bit 7-0  | PCI8R[7:0]: Assign PWM Input 8 (PCI8) to the Corresponding RPn Pin bits |

See Table 8-4.

#### REGISTER 8-24: RPINR13: PERIPHERAL PIN SELECT INPUT REGISTER 13

| R/W-0   |
|---------|---------|---------|---------|---------|---------|---------|---------|
| PCI11R7 | PCI11R6 | PCI11R5 | PCI11R4 | PCI11R3 | PCI11R2 | PCI11R1 | PCI11R0 |
| bit 15  |         |         |         |         |         |         | bit 8   |

| R/W-0   |
|---------|---------|---------|---------|---------|---------|---------|---------|
| PCI10R7 | PCI10R6 | PCI10R5 | PCI10R4 | PCI10R3 | PCI10R2 | PCI10R1 | PCI10R0 |
| bit 7   |         |         |         |         |         |         | bit 0   |

| Legend:           |                  |                        |                    |
|-------------------|------------------|------------------------|--------------------|
| R = Readable bit  | W = Writable bit | U = Unimplemented bit, | read as '0'        |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared   | x = Bit is unknown |

bit 15-8 **PCI11R[7:0]:** Assign PWM Input 11 (PCI11) to the Corresponding RPn Pin bits See Table 8-4.

bit 7-0 **PCI10R[7:0]:** Assign PWM Input 10 (PCI10) to the Corresponding RPn Pin bits See Table 8-4.

| R/W-0   |
|---------|---------|---------|---------|---------|---------|---------|---------|
| QEIB1R7 | QEIB1R6 | QEIB1R5 | QEIB1R4 | QEIB1R3 | QEIB1R2 | QEIB1R1 | QEIB1R0 |
| bit 15  |         |         |         | •       |         |         | bit 8   |

#### REGISTER 8-25: RPINR14: PERIPHERAL PIN SELECT INPUT REGISTER 14

| R/W-0   |
|---------|---------|---------|---------|---------|---------|---------|---------|
| QEIA1R7 | QEIA1R6 | QEIA1R5 | QEIA1R4 | QEIA1R3 | QEIA1R2 | QEIA1R1 | QEIA1R0 |
| bit 7   |         |         |         |         |         |         | bit 0   |

| Legend:           |                  |                        |                    |
|-------------------|------------------|------------------------|--------------------|
| R = Readable bit  | W = Writable bit | U = Unimplemented bit, | , read as '0'      |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared   | x = Bit is unknown |

bit 15-8**QEIB1R[7:0]:** Assign QEI1 Input B (QEIB1) to the Corresponding RPn Pin bits<br/>See Table 8-4.bit 7-0**QEIA1R[7:0]:** Assign QEI1 Input A (QEIA1) to the Corresponding RPn Pin bits

See Table 8-4.

#### REGISTER 8-26: RPINR15: PERIPHERAL PIN SELECT INPUT REGISTER 15

| R/W-0     |
|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|
| QEIHOM1R7 | QEIHOM1R6 | QEIHOM1R5 | QEIHOM1R4 | QEIHOM1R3 | QEIHOM1R2 | QEIHOM1R1 | QEIHOM1R0 |
| bit 15    |           |           |           |           |           |           | bit 8     |

| R/W-0     |
|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|
| QEINDX1R7 | QEINDX1R6 | QEINDX1R5 | QEINDX1R4 | QEINDX1R3 | QEINDX1R2 | QEINDX1R1 | QEINDX1R0 |
| bit 7     |           |           |           |           |           |           | bit 0     |

| Legend:           |                  |                       |                    |
|-------------------|------------------|-----------------------|--------------------|
| R = Readable bit  | W = Writable bit | U = Unimplemented bit | , read as '0'      |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared  | x = Bit is unknown |

bit 15-8 **QEIHOM1R[7:0]:** Assign QEI1 Home 1 Input (QEIHOM1) to the Corresponding RPn Pin bits See Table 8-4.

bit 7-0 **QEINDX1R[7:0]:** Assign QEI1 Index 1 Input (QEINDX1) to the Corresponding RPn Pin bits See Table 8-4.

| R/W-0   |
|---------|---------|---------|---------|---------|---------|---------|---------|
| QEIB2R7 | QEIB2R6 | QEIB2R5 | QEIB2R4 | QEIB2R3 | QEIB2R2 | QEIB2R1 | QEIB2R0 |
| bit 15  |         |         |         |         |         |         | bit 8   |
|         |         |         |         |         |         |         |         |
| R/W-0   |
| QEIA2R7 | QEIA2R6 | QEIA2R5 | QEIA2R4 | QEIA2R3 | QEIA2R2 | QEIA2R1 | QEIA2R0 |
| bit 7   |         |         |         |         |         |         | bit 0   |
|         |         |         |         |         |         |         |         |
|         |         |         |         |         |         |         |         |

#### REGISTER 8-27: RPINR16: PERIPHERAL PIN SELECT INPUT REGISTER 16

| Legend:           |                  |                        |                    |
|-------------------|------------------|------------------------|--------------------|
| R = Readable bit  | W = Writable bit | U = Unimplemented bit, | read as '0'        |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared   | x = Bit is unknown |

bit 15-8 **QEIB2R[7:0]:** Assign QEI2 Input B (QEIB2) to the Corresponding RPn Pin bits See Table 8-4.

bit 7-0 **QEIA2R[7:0]:** Assign QEI2 Input A (QEIA2) to the Corresponding RPn Pin bits See Table 8-4.

#### REGISTER 8-28: RPINR17: PERIPHERAL PIN SELECT INPUT REGISTER 17

| R/W-0     |
|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|
| QEIHOM2R7 | QEIHOM2R6 | QEIHOM2R5 | QEIHOM2R4 | QEIHOM2R3 | QEIHOM2R2 | QEIHOM2R1 | QEIHOM2R0 |
| bit 15    |           |           |           |           |           |           | bit 8     |

| R/W-0     |
|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|
| QEINDX2R7 | QEINDX2R6 | QEINDX2R5 | QEINDX2R4 | QEINDX2R3 | QEINDX2R2 | QEINDX2R1 | QEINDX2R0 |
| bit 7     | •         |           |           |           |           |           | bit 0     |

| Legend:           |                  |                            |                    |
|-------------------|------------------|----------------------------|--------------------|
| R = Readable bit  | W = Writable bit | U = Unimplemented bit, rea | d as '0'           |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared       | x = Bit is unknown |

bit 15-8 **QEIHOM2R[7:0]:** Assign QEI2 Home 1 Input (QEIHOM2) to the Corresponding RPn Pin bits See Table 8-4.

bit 7-0 **QEINDX2R[7:0]:** Assign QEI2 Index 1 Input (QEINDX2) to the Corresponding RPn Pin bits See Table 8-4.

| R/W-0   |
|---------|---------|---------|---------|---------|---------|---------|---------|
| U1DSRR7 | U1DSRR6 | U1DSRR5 | U1DSRR4 | U1DSRR3 | U1DSRR2 | U1DSRR1 | U1DSRR0 |
| bit 15  |         |         |         |         |         |         | bit 8   |

| R/W-0  |
|--------|--------|--------|--------|--------|--------|--------|--------|
| U1RXR7 | U1RXR6 | U1RXR5 | U1RXR4 | U1RXR3 | U1RXR2 | U1RXR1 | U1RXR0 |
| bit 7  | •      |        |        |        |        |        | bit 0  |

| Legend:           |                  |                       |                                    |  |  |
|-------------------|------------------|-----------------------|------------------------------------|--|--|
| R = Readable bit  | W = Writable bit | U = Unimplemented bit | U = Unimplemented bit, read as '0' |  |  |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared  | x = Bit is unknown                 |  |  |

bit 15-8 **U1DSRR[7:0]:** Assign UART1 Data-Set-Ready (U1DSR) to the Corresponding RPn Pin bits See Table 8-4.

bit 7-0 **U1RXR[7:0]:** Assign UART1 Receive (U1RX) to the Corresponding RPn Pin bits See Table 8-4.

#### REGISTER 8-30: RPINR19: PERIPHERAL PIN SELECT INPUT REGISTER 19

| R/W-0   |
|---------|---------|---------|---------|---------|---------|---------|---------|
| U2DSRR7 | U2DSRR6 | U2DSRR5 | U2DSRR4 | U2DSRR3 | U2DSRR2 | U2DSRR1 | U2DSRR0 |
| bit 15  |         |         |         |         |         |         | bit 8   |

| R/W-0  |
|--------|--------|--------|--------|--------|--------|--------|--------|
| U2RXR7 | U2RXR6 | U2RXR5 | U2RXR4 | U2RXR3 | U2RXR2 | U2RXR1 | U2RXR0 |
| bit 7  |        |        |        |        |        |        | bit 0  |

| Legend:           |                  |                             |                    |
|-------------------|------------------|-----------------------------|--------------------|
| R = Readable bit  | W = Writable bit | U = Unimplemented bit, read | l as '0'           |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared        | x = Bit is unknown |

bit 15-8 **U2DSRR[7:0]:** Assign UART2 Data-Set-Ready (U2DSR) to the Corresponding RPn Pin bits See Table 8-4.

bit 7-0 **U2RXR[7:0]:** Assign UART2 Receive (U2RX) to the Corresponding RPn Pin bits See Table 8-4.

| R/W-0  |
|--------|--------|--------|--------|--------|--------|--------|--------|
| SCK1R7 | SCK1R6 | SCK1R5 | SCK1R4 | SCK1R3 | SCK1R2 | SCK1R1 | SCK1R0 |
| bit 15 |        | •      |        | •      |        |        | bit 8  |
|        |        |        |        |        |        |        |        |
| R/W-0  |
| SDI1R7 | SDI1R6 | SDI1R5 | SDI1R4 | SDI1R3 | SDI1R2 | SDI1R1 | SDI1R0 |
| bit 7  |        |        | •      | •      |        |        | bit 0  |
|        |        |        |        |        |        |        |        |

#### REGISTER 8-31: RPINR20: PERIPHERAL PIN SELECT INPUT REGISTER 20

| Legend:           |                  |                             |                    |
|-------------------|------------------|-----------------------------|--------------------|
| R = Readable bit  | W = Writable bit | U = Unimplemented bit, read | l as '0'           |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared        | x = Bit is unknown |

bit 15-8SCK1R[7:0]: Assign SPI1 Clock Input (SCK1IN) to the Corresponding RPn Pin bits<br/>See Table 8-4.bit 7-0SDI1R[7:0]: Assign SPI1 Data Input (SDI1) to the Corresponding RPn Pin bits

See Table 8-4.

#### REGISTER 8-32: RPINR21: PERIPHERAL PIN SELECT INPUT REGISTER 21

| R/W-0   |
|---------|---------|---------|---------|---------|---------|---------|---------|
| REFOIR7 | REFOIR6 | REFOIR5 | REFOIR4 | REFOIR3 | REFOIR2 | REFOIR1 | REFOIR0 |
| bit 15  |         |         |         |         |         |         | bit 8   |

| R/W-0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| SS1R7 | SS1R6 | SS1R5 | SS1R4 | SS1R3 | SS1R2 | SS1R1 | SS1R0 |
| bit 7 |       |       |       |       |       |       | bit 0 |

| Legend:           |                  |                        |                    |
|-------------------|------------------|------------------------|--------------------|
| R = Readable bit  | W = Writable bit | U = Unimplemented bit, | read as '0'        |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared   | x = Bit is unknown |

bit 15-8 **REFOIR[7:0]:** Assign Reference Clock Input (REFCLKI) to the Corresponding RPn Pin bits See Table 8-4.

bit 7-0 **SS1R[7:0]:** Assign SPI1 Slave Select (SS1) to the Corresponding RPn Pin bits See Table 8-4.

| R/W-0  | R/W-0           | R/W-0                        | R/W-0  | R/W-0   | R/W-0  | R/W-0   |
|--------|-----------------|------------------------------|--|---|--|---|
| SCK2R6 | SCK2R5          | SCK2R4                       | SCK2R3   | SCK2R2  | SCK2R1   | SCK2R0  |
|        |                 |                              | •  |   |  | bit 8   |
|        |                 |                              |  |   |  |   |
| R/W-0  | R/W-0           | R/W-0                        | R/W-0  | R/W-0   | R/W-0  | R/W-0   |
| SDI2R6 | SDI2R5          | SDI2R4                       | SDI2R3   | SDI2R2  | SDI2R1   | SDI2R0  |
|        | SCK2R6<br>R/W-0 | SCK2R6 SCK2R5<br>R/W-0 R/W-0 | SCK2R6         SCK2R5         SCK2R4           R/W-0         R/W-0         R/W-0 | SCK2R6         SCK2R5         SCK2R4         SCK2R3           R/W-0         R/W-0         R/W-0         R/W-0 | SCK2R6         SCK2R5         SCK2R4         SCK2R3         SCK2R2           R/W-0         R/W-0         R/W-0         R/W-0         R/W-0 | SCK2R6         SCK2R5         SCK2R4         SCK2R3         SCK2R2         SCK2R1           R/W-0         R/W-0         R/W-0         R/W-0         R/W-0         R/W-0 |

#### REGISTER 8-33: RPINR22: PERIPHERAL PIN SELECT INPUT REGISTER 22

| bit | 7 |
|-----|---|
|-----|---|

| Legend:           |                  |                             |                    |
|-------------------|------------------|-----------------------------|--------------------|
| R = Readable bit  | W = Writable bit | U = Unimplemented bit, read | 1 as '0'           |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared        | x = Bit is unknown |

bit 15-8 SCK2R[7:0]: Assign SPI2 Clock Input (SCK2IN) to the Corresponding RPn Pin bits See Table 8-4.

bit 7-0 **SDI2R[7:0]:** Assign SPI2 Data Input (SDI2) to the Corresponding RPn Pin bits See Table 8-4.

#### REGISTER 8-34: RPINR23: PERIPHERAL PIN SELECT INPUT REGISTER 23

| U-0    | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0   |
|--------|-----|-----|-----|-----|-----|-----|-------|
| —      | —   | —   | _   | —   | —   | —   | —     |
| bit 15 |     |     |     |     |     |     | bit 8 |

| R/W-0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| SS2R7 | SS2R6 | SS2R5 | SS2R4 | SS2R3 | SS2R2 | SS2R1 | SS2R0 |
| bit 7 |       |       |       |       |       |       | bit 0 |

| Legend:           |                  |                             |                    |
|-------------------|------------------|-----------------------------|--------------------|
| R = Readable bit  | W = Writable bit | U = Unimplemented bit, read | d as '0'           |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared        | x = Bit is unknown |

bit 15-8 Unimplemented: Read as '0'

bit 7-0 **SS2R[7:0]:** Assign SPI2 Slave Select (SS2) to the Corresponding RPn Pin bits See Table 8-4.

bit 0

| R/W-0   |
|---------|---------|---------|---------|---------|---------|---------|---------|
| U3DSRR7 | U3DSRR6 | U3DSRR5 | U3DSRR4 | U3DSRR3 | U3DSRR2 | U3DSRR1 | U3DSRR0 |
| bit 15  |         |         |         |         |         |         | bit 8   |
|         |         |         |         |         |         |         |         |
| R/W-0   |
| U3RXR7  | U3RXR6  | U3RXR5  | U3RXR4  | U3RXR3  | U3RXR2  | U3RXR1  | U3RXR0  |
| bit 7   |         |         |         |         |         |         | bit 0   |
|         |         |         |         |         |         |         |         |
| Legend: |         |         |         |         |         |         |         |

#### REGISTER 8-35: RPINR27: PERIPHERAL PIN SELECT INPUT REGISTER 27

| Legend:           |                  |                        |                    |
|-------------------|------------------|------------------------|--------------------|
| R = Readable bit  | W = Writable bit | U = Unimplemented bit, | read as '0'        |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared   | x = Bit is unknown |

bit 15-8 **U3DSRR[7:0]:** Assign UART3 Data-Set-Ready (U3DSR) to the Corresponding RPn Pin bits See Table 8-4.

bit 7-0 **U3RXR[7:0]:** Assign UART3 Receive (U3RX) to the Corresponding RPn Pin bits See Table 8-4.

#### REGISTER 8-36: RPINR29: PERIPHERAL PIN SELECT INPUT REGISTER 29

| R/W-0  |
|--------|--------|--------|--------|--------|--------|--------|--------|
| SCK3R7 | SCK3R6 | SCK3R5 | SCK3R4 | SCK3R3 | SCK3R2 | SCK3R1 | SCK3R0 |
| bit 15 |        |        |        |        |        |        | bit 8  |

| R/W-0  |
|--------|--------|--------|--------|--------|--------|--------|--------|
| SDI3R7 | SDI3R6 | SDI3R5 | SDI3R4 | SDI3R3 | SDI3R2 | SDI3R1 | SDI3R0 |
| bit 7  |        |        |        |        |        |        | bit 0  |

| Legend:           |                  |                        |                    |
|-------------------|------------------|------------------------|--------------------|
| R = Readable bit  | W = Writable bit | U = Unimplemented bit, | read as '0'        |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared   | x = Bit is unknown |

bit 15-8 SCK3R[7:0]: Assign SPI3 Clock Input (SCK3IN) to the Corresponding RPn Pin bits See Table 8-4.

bit 7-0 **SDI3R[7:0]:** Assign SPI3 Data Input (SDI3) to the Corresponding RPn Pin bits See Table 8-4.

#### REGISTER 8-37: RPINR30: PERIPHERAL PIN SELECT INPUT REGISTER 30

| U-0    | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0   |
|--------|-----|-----|-----|-----|-----|-----|-------|
| —      | _   | _   | _   | _   |     |     | —     |
| bit 15 |     |     |     |     |     |     | bit 8 |

| R/W-0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| SS3R7 | SS3R6 | SS3R5 | SS3R4 | SS3R3 | SS3R2 | SS3R1 | SS3R0 |
| bit 7 |       |       |       | •     |       |       | bit 0 |

| Legend:           |                  |                       |                    |
|-------------------|------------------|-----------------------|--------------------|
| R = Readable bit  | W = Writable bit | U = Unimplemented bit | , read as '0'      |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared  | x = Bit is unknown |

bit 15-8 Unimplemented: Read as '0'

bit 7-0 **SS3R[7:0]:** Assign SPI3 Slave Select (SS2) to the Corresponding RPn Pin bits See Table 8-4.

#### REGISTER 8-38: RPINR37: PERIPHERAL PIN SELECT INPUT REGISTER 37

| R/W-0   |
|---------|---------|---------|---------|---------|---------|---------|---------|
| PCI17R7 | PCI17R6 | PCI17R5 | PCI17R4 | PCI17R3 | PCI17R2 | PCI17R1 | PCI17R0 |
| bit 15  |         |         |         |         |         |         | bit 8   |

| R/W-0  |
|--------|--------|--------|--------|--------|--------|--------|--------|
| OCFCR7 | OCFCR6 | OCFCR5 | OCFCR4 | OCFCR3 | OCFCR2 | OCFCR1 | OCFCR0 |
| bit 7  |        |        |        |        |        |        | bit 0  |

| Legend:           |                  |                        |                    |
|-------------------|------------------|------------------------|--------------------|
| R = Readable bit  | W = Writable bit | U = Unimplemented bit, | read as '0'        |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared   | x = Bit is unknown |

bit 15-8PCI17R[7:0]: Assign PWM Input 17 (PCI17) to the Corresponding RPn Pin bits<br/>See Table 8-4.bit 7-0OCFCR[7:0]: Assign xCCP Fault C (OCFC) to the Corresponding RPn Pin bits

bit 7-0 **OCFCR[7:0]:** Assign xCCP Fault C (OCFC) to the Corresponding RPn Pin bits See Table 8-4.

#### REGISTER 8-39: RPINR38: PERIPHERAL PIN SELECT INPUT REGISTER 38

| U-0    | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0   |
|--------|-----|-----|-----|-----|-----|-----|-------|
| —      | —   | —   | _   | _   | —   | —   | —     |
| bit 15 |     |     |     |     |     |     | bit 8 |

| R/W-0   |
|---------|---------|---------|---------|---------|---------|---------|---------|
| PCI18R7 | PCI18R6 | PCI18R5 | PCI18R4 | PCI18R3 | PCI18R2 | PCI18R1 | PCI18R0 |
| bit 7   |         |         |         |         |         |         | bit 0   |

| Legend:           |                  |                       |                    |
|-------------------|------------------|-----------------------|--------------------|
| R = Readable bit  | W = Writable bit | U = Unimplemented bit | t, read as '0'     |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared  | x = Bit is unknown |

bit 15-8 Unimplemented: Read as '0' bit 7-0 PCI18R[7:0]: Assign PWM Input 18 (PCI18) to the Corresponding RPn Pin bits See Table 8-4.

#### REGISTER 8-40: RPINR42: PERIPHERAL PIN SELECT INPUT REGISTER 42

| R/W-0   |
|---------|---------|---------|---------|---------|---------|---------|---------|
| PCI13R7 | PCI13R6 | PCI13R5 | PCI13R4 | PCI13R3 | PCI13R2 | PCI13R1 | PCI13R0 |
| bit 15  |         |         |         |         |         |         | bit 8   |
|         |         |         |         |         |         |         |         |
| R/W-0   | R/W-0   | R/W-0   | R/W-0   | R/W-0   | R/\/_0  | R/W-0   | R/\\/_0 |

| bit 7   | 1 01121(0 | 1 01121(0 | 1 0112114 | 1 01121(0 | 1 0112112 | 1 01121(1 | bit 0   |
|---------|-----------|-----------|-----------|-----------|-----------|-----------|---------|
| PCI12R7 | PCI12R6   | PCI12R5   | PCI12R4   | PCI12R3   | PCI12R2   | PCI12R1   | PCI12R0 |
| R/W-0   | R/W-0     | R/W-0     | R/W-0     | R/W-0     | R/W-0     | R/W-0     | R/W-0   |

| Legend:           |                        |                      |                    |
|-------------------|------------------------|----------------------|--------------------|
| R = Readable bit  | U = Unimplemented bit, | read as '0'          |                    |
| -n = Value at POR | '1' = Bit is set       | '0' = Bit is cleared | x = Bit is unknown |

bit 15-8PCI13R[7:0]: Assign PWM Input 13 (PCI13) to the Corresponding RPn Pin bits<br/>See Table 8-4.bit 7-0PCI12R[7:0]: Assign PWM Input 12 (PCI12) to the Corresponding RPn Pin bits<br/>See Table 8-4.

| R/W-0   |
|---------|---------|---------|---------|---------|---------|---------|---------|
| PCI15R7 | PCI15R6 | PCI15R5 | PCI15R4 | PCI15R3 | PCI15R2 | PCI15R1 | PCI15R0 |
| bit 15  |         |         |         |         |         |         | bit 8   |

#### REGISTER 8-41: RPINR43: PERIPHERAL PIN SELECT INPUT REGISTER 43

| R/W-0   |
|---------|---------|---------|---------|---------|---------|---------|---------|
| PCI14R7 | PCI14R6 | PCI14R5 | PCI14R4 | PCI14R3 | PCI14R2 | PCI14R1 | PCI14R0 |
| bit 7   |         |         |         |         |         |         | bit 0   |

| Legend:           |                  |                       |                    |
|-------------------|------------------|-----------------------|--------------------|
| R = Readable bit  | W = Writable bit | U = Unimplemented bit | , read as '0'      |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared  | x = Bit is unknown |

bit 15-8 **PCI15R[7:0]:** Assign PWM Input 15 (PCI15) to the Corresponding RPn Pin bits See Table 8-4.

bit 7-0 **PCI14R[7:0]:** Assign PWM Input 14 (PCI14) to the Corresponding RPn Pin bits See Table 8-4.

#### REGISTER 8-42: RPINR44: PERIPHERAL PIN SELECT INPUT REGISTER 44

| R/W-0   |
|---------|---------|---------|---------|---------|---------|---------|---------|
| SENT1R7 | SENT1R6 | SENT1R5 | SENT1R4 | SENT1R3 | SENT1R2 | SENT1R1 | SENT1R0 |
| bit 15  |         |         |         |         |         |         | bit 8   |

| R/W-0   |
|---------|---------|---------|---------|---------|---------|---------|---------|
| PCI16R7 | PCI16R6 | PCI16R5 | PCI16R4 | PCI16R3 | PCI16R2 | PCI16R1 | PCI16R0 |
| bit 7   |         |         |         |         |         |         | bit 0   |

| Legend:  |                  |                      |                    |  |
|--|------------------|----------------------|--------------------|--|
| R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' |                  |                      |                    |  |
| -n = Value at POR  | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |  |

bit 15-8SENT1R[7:0]: Assign SENT1 Input (SENT1) to the Corresponding RPn Pin bits<br/>See Table 8-4.bit 7-0PCI16[7:0]: Assign PWM Input 16 (PCI16) to the Corresponding RPn Pin bits

See Table 8-4.

© 2018-2019 Microchip Technology Inc.

| R/W-0    |
|----------|----------|----------|----------|----------|----------|----------|----------|
| CLCINAR7 | CLCINAR6 | CLCINAR5 | CLCINAR4 | CLCINAR3 | CLCINAR2 | CLCINAR1 | CLCINAR0 |
| bit 15   |          |          |          |          |          |          | bit 8    |
|          |          |          |          |          |          |          |          |
| R/W-0    |
| SENT2R7  | SENT2R6  | SENT2R5  | SENT2R4  | SENT2R3  | SENT2R2  | SENT2R1  | SENT2R0  |

#### REGISTER 8-43: RPINR45: PERIPHERAL PIN SELECT INPUT REGISTER 45

| bit  | 7 |
|------|---|
| NIL. |   |

| Legend:           |                  |                       |                    |
|-------------------|------------------|-----------------------|--------------------|
| R = Readable bit  | W = Writable bit | U = Unimplemented bit | , read as '0'      |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared  | x = Bit is unknown |

bit 15-8 **CLCINAR[7:0]:** Assign CLC Input A (CLCINA) to the Corresponding RPn Pin bits See Table 8-4.

bit 7-0 SENT2R[7:0]: Assign SENT2 Input (SENT2) to the Corresponding RPn Pin bits See Table 8-4.

#### REGISTER 8-44: RPINR46: PERIPHERAL PIN SELECT INPUT REGISTER 46

| R/W-0    |
|----------|----------|----------|----------|----------|----------|----------|----------|
| CLCINCR7 | CLCINCR6 | CLCINCR5 | CLCINCR4 | CLCINCR3 | CLCINCR2 | CLCINCR1 | CLCINCR0 |
| bit 15   |          |          |          |          |          |          | bit 8    |

| R/W-0    |
|----------|----------|----------|----------|----------|----------|----------|----------|
| CLCINBR7 | CLCINBR6 | CLCINBR5 | CLCINBR4 | CLCINBR3 | CLCINBR2 | CLCINBR1 | CLCINBR0 |
| bit 7    |          |          |          |          |          |          | bit 0    |

| Legend:           |                  |                        |                    |
|-------------------|------------------|------------------------|--------------------|
| R = Readable bit  | W = Writable bit | U = Unimplemented bit, | read as '0'        |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared   | x = Bit is unknown |

bit 15-8 **CLCINCR[7:0]:** Assign CLC Input C (CLCINC) to the Corresponding RPn Pin bits See Table 8-4.

bit 7-0 **CLCINBR[7:0]:** Assign CLC Input B (CLCINB) to the Corresponding RPn Pin bits See Table 8-4.

bit 0

#### REGISTER 8-45: RPINR47: PERIPHERAL PIN SELECT INPUT REGISTER 47

| R/W-0    |
|----------|----------|----------|----------|----------|----------|----------|----------|
| ADCTRGR7 | ADCTRGR6 | ADCTRGR5 | ADCTRGR4 | ADCTRGR3 | ADCTRGR2 | ADCTRGR1 | ADCTRGR0 |
| bit 15   |          |          |          |          |          |          | bit 8    |

| R/W-0    |
|----------|----------|----------|----------|----------|----------|----------|----------|
| CLCINDR7 | CLCINDR6 | CLCINDR5 | CLCINDR4 | CLCINDR3 | CLCINDR2 | CLCINDR1 | CLCINDR0 |
| bit 7    |          |          |          |          |          |          | bit 0    |

| Legend:           |                  |                       |                    |
|-------------------|------------------|-----------------------|--------------------|
| R = Readable bit  | W = Writable bit | U = Unimplemented bit | , read as '0'      |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared  | x = Bit is unknown |

bit 15-8 **ADCTRGR[7:0]:** Assign ADC Trigger Input (ADCTRG) to the Corresponding RPn Pin bits See Table 8-4.

bit 7-0 **CLCINDR[7:0]:** Assign CLC Input D (CLCIND) to the Corresponding RPn Pin bits See Table 8-4.

#### REGISTER 8-46: RPINR48: PERIPHERAL PIN SELECT INPUT REGISTER 48

| R/W-0   |
|---------|---------|---------|---------|---------|---------|---------|---------|
| U1CTSR7 | U1CTSR6 | U1CTSR5 | U1CTSR4 | U1CTSR3 | U1CTSR2 | U1CTSR1 | U1CTSR0 |
| bit 15  |         |         |         |         |         |         | bit 8   |

| R/W-0  |
|--------|--------|--------|--------|--------|--------|--------|--------|
| OCFDR7 | OCFDR6 | OCFDR5 | OCFDR4 | OCFDR3 | OCFDR2 | OCFDR1 | OCFDR0 |
| bit 7  |        |        |        |        |        |        | bit 0  |

| Legend:           |                  |                        |                    |
|-------------------|------------------|------------------------|--------------------|
| R = Readable bit  | W = Writable bit | U = Unimplemented bit, | read as '0'        |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared   | x = Bit is unknown |

bit 15-8 **U1CTSR[7:0]:** Assign UART1 Clear-to-Send (U1CTS) to the Corresponding RPn Pin bits See Table 8-4.

bit 7-0 **OCFDR[7:0]:** Assign xCCP Fault D (OCFD) to the Corresponding RPn Pin bits See Table 8-4.

| R/W-0             | R/W-0   | R/W-0            | R/W-0   | R/W-0                       | R/W-0   | R/W-0              | R/W-0   |
|-------------------|---------|------------------|---------|-----------------------------|---------|--------------------|---------|
| U3CTSR7           | U3CTSR6 | U3CTSR5          | U3CTSR4 | U3CTSR3                     | U3CTSR2 | U3CTSR1            | U3CTSR0 |
| bit 15            |         |                  |         |                             |         |                    | bit 8   |
|                   |         |                  |         |                             |         |                    |         |
| R/W-0             | R/W-0   | R/W-0            | R/W-0   | R/W-0                       | R/W-0   | R/W-0              | R/W-0   |
| U2CTSR7           | U2CTSR6 | U2CTSR5          | U2CTSR4 | U2CTSR3                     | U2CTSR2 | U2CTSR1            | U2CTSR0 |
| bit 7             |         |                  |         |                             |         | •                  | bit 0   |
|                   |         |                  |         |                             |         |                    |         |
| Legend:           |         |                  |         |                             |         |                    |         |
| R = Readable bit  |         | W = Writable bit |         | U = Unimplemented bit, read |         | d as '0'           |         |
| -n = Value at POR |         | '1' = Bit is set |         | '0' = Bit is cleared        |         | x = Bit is unknown |         |
| <b>.</b>          |         |                  |         |                             |         |                    |         |

#### REGISTER 8-47: RPINR49: PERIPHERAL PIN SELECT INPUT REGISTER 49

bit 15-8 **U3CTSR[7:0]:** Assign UART3 Clear-to-Send (U3CTS) to the Corresponding RPn Pin bits See Table 8-4.

bit 7-0 **U2CTSR[7:0]:** Assign UART2 Clear-to-Send (U2CTS) to the Corresponding RPn Pin bits See Table 8-4.

| U-0     | U-0 | R/W-0  | R/W-0  | R/W-0  | R/W-0  | R/W-0        | R/W-0  |
|---------|-----|--------|--------|--------|--------|--------------|--------|
| —       | —   | RP33R5 | RP33R4 | RP33R3 | RP33R2 | RP33R1       | RP33R0 |
| bit 15  |     |        |        |        |        |              | bit 8  |
|         |     |        |        |        |        |              |        |
| U-0     | U-0 | R/W-0  | R/W-0  | R/W-0  | R/W-0  | R/W-0        | R/W-0  |
| —       | —   | RP32R5 | RP32R4 | RP32R3 | RP32R2 | RP32R1       | RP32R0 |
| bit 7   |     |        |        |        |        |              | bit 0  |
|         |     |        |        |        |        |              |        |
| Legend: |     |        |        |        |        |              |        |
|         |     |        |        |        |        | ( <b>a</b> ) |        |

#### REGISTER 8-48: RPOR0: PERIPHERAL PIN SELECT OUTPUT REGISTER 0

| Legend:           |                  |                             |                    |
|-------------------|------------------|-----------------------------|--------------------|
| R = Readable bit  | W = Writable bit | U = Unimplemented bit, read | l as '0'           |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared        | x = Bit is unknown |

| bit 15-14 | Unimplemented: Read as '0'  |
|-----------|---|
| bit 13-8  | <b>RP33R[5:0]:</b> Peripheral Output Function is Assigned to RP33 Output Pin bits (see Table 8-7 for peripheral function numbers) |
| bit 7-6   | Unimplemented: Read as '0'  |
| bit 5-0   | <b>RP32R[5:0]:</b> Peripheral Output Function is Assigned to RP32 Output Pin bits (see Table 8-7 for peripheral function numbers) |

#### REGISTER 8-49: RPOR1: PERIPHERAL PIN SELECT OUTPUT REGISTER 1

| U-0    | U-0 | R/W-0  | R/W-0  | R/W-0  | R/W-0  | R/W-0  | R/W-0  |
|--------|-----|--------|--------|--------|--------|--------|--------|
| —      | —   | RP35R5 | RP35R4 | RP35R3 | RP35R2 | RP35R1 | RP35R0 |
| bit 15 |     |        |        |        |        |        | bit 8  |
|        |     |        |        |        |        |        |        |
| U-0    | U-0 | R/W-0  | R/W-0  | R/W-0  | R/W-0  | R/W-0  | R/W-0  |
| —      | —   | RP34R5 | RP34R4 | RP34R3 | RP34R2 | RP34R1 | RP34R0 |
| bit 7  |     |        |        |        |        |        | bit 0  |
|        |     |        |        |        |        |        |        |

| Legend:           |                  |                             |                    |
|-------------------|------------------|-----------------------------|--------------------|
| R = Readable bit  | W = Writable bit | U = Unimplemented bit, read | d as '0'           |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared        | x = Bit is unknown |

bit 15-14 Unimplemented: Read as '0'

bit 13-8 **RP35R[5:0]:** Peripheral Output Function is Assigned to RP35 Output Pin bits (see Table 8-7 for peripheral function numbers)

bit 7-6 Unimplemented: Read as '0'

bit 5-0 **RP34R[5:0]:** Peripheral Output Function is Assigned to RP34 Output Pin bits (see Table 8-7 for peripheral function numbers)

| U-0               | U-0 | R/W-0            | R/W-0  | R/W-0                      | R/W-0  | R/W-0              | R/W-0  |
|-------------------|-----|------------------|--------|----------------------------|--------|--------------------|--------|
| —                 | —   | RP37R5           | RP37R4 | RP37R3                     | RP37R2 | RP37R1             | RP37R0 |
| bit 15            |     |                  |        |                            |        |                    | bit 8  |
|                   |     |                  |        |                            |        |                    |        |
| U-0               | U-0 | R/W-0            | R/W-0  | R/W-0                      | R/W-0  | R/W-0              | R/W-0  |
| —                 | —   | RP36R5           | RP36R4 | RP36R3                     | RP36R2 | RP36R1             | RP36R0 |
| bit 7             |     |                  |        |                            |        |                    | bit 0  |
|                   |     |                  |        |                            |        |                    |        |
| Legend:           |     |                  |        |                            |        |                    |        |
| R = Readable bit  |     | W = Writable bit |        | U = Unimplemented bit, rea |        | ad as '0'          |        |
| -n = Value at POR |     | '1' = Bit is set |        | '0' = Bit is cleared       |        | x = Bit is unknown |        |
| L                 |     |                  |        |                            |        |                    |        |

#### REGISTER 8-50: RPOR2: PERIPHERAL PIN SELECT OUTPUT REGISTER 2

| bit 15-14 | Unimplemented: Read as '0'  |
|-----------|---|
| bit 13-8  | <b>RP37R[5:0]:</b> Peripheral Output Function is Assigned to RP37 Output Pin bits (see Table 8-7 for peripheral function numbers) |
| bit 7-6   | Unimplemented: Read as '0'  |
| bit 5-0   | <b>RP36R[5:0]:</b> Peripheral Output Function is Assigned to RP36 Output Pin bits (see Table 8-7 for peripheral function numbers) |

#### REGISTER 8-51: RPOR3: PERIPHERAL PIN SELECT OUTPUT REGISTER 3

| -n = Value at POR |     | '1' = Bit is set |        | '0' = Bit is cleared           |        | x = Bit is unknown |        |
|-------------------|-----|------------------|--------|--------------------------------|--------|--------------------|--------|
| R = Readable bit  |     | W = Writable bit |        | U = Unimplemented bit, read as |        | as '0'             |        |
| Legend:           |     |                  |        |                                |        |                    |        |
|                   |     |                  |        |                                |        |                    |        |
| bit 7             |     |                  |        |                                |        |                    | bit (  |
| _                 | _   | RP38R5           | RP38R5 | RP38R5                         | RP38R5 | RP38R5             | RP38R5 |
| U-0               | U-0 | R/W-0            | R/W-0  | R/W-0                          | R/W-0  | R/W-0              | R/W-0  |
|                   |     |                  |        |                                |        |                    |        |
| bit 15            |     |                  |        |                                |        |                    | bit 8  |
| —                 | _   | RP39R5           | RP39R4 | RP39R3                         | RP39R2 | RP39R1             | RP39R0 |
| U-0               | U-0 | R/W-0            | R/W-0  | R/W-0                          | R/W-0  | R/W-0              | R/W-0  |

bit 15-14 Unimplemented: Read as '0'

- bit 13-8 **RP39R[5:0]:** Peripheral Output Function is Assigned to RP39 Output Pin bits (see Table 8-7 for peripheral function numbers)
- bit 7-6 Unimplemented: Read as '0'
- bit 5-0 **RP38R[5:0]:** Peripheral Output Function is Assigned to RP38 Output Pin bits (see Table 8-7 for peripheral function numbers)
| U-0     | U-0 | R/W-0  | R/W-0  | R/W-0  | R/W-0  | R/W-0  | R/W-0  |
|---------|-----|--------|--------|--------|--------|--------|--------|
| —       | —   | RP41R5 | RP41R4 | RP41R3 | RP41R2 | RP41R1 | RP41R0 |
| bit 15  |     |        |        |        |        |        | bit 8  |
|         |     |        |        |        |        |        |        |
| U-0     | U-0 | R/W-0  | R/W-0  | R/W-0  | R/W-0  | R/W-0  | R/W-0  |
| _       | —   | RP40R5 | RP40R4 | RP40R3 | RP40R2 | RP40R1 | RP40R0 |
| bit 7   |     |        |        |        |        |        | bit 0  |
|         |     |        |        |        |        |        |        |
| Legend: |     |        |        |        |        |        |        |

#### REGISTER 8-52: RPOR4: PERIPHERAL PIN SELECT OUTPUT REGISTER 4

| Legend:           |                  |                       |                    |
|-------------------|------------------|-----------------------|--------------------|
| R = Readable bit  | W = Writable bit | U = Unimplemented bit | , read as '0'      |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared  | x = Bit is unknown |

| bit 15-14 | Unimplemented: Read as '0'  |
|-----------|---|
| bit 13-8  | <b>RP41R[5:0]:</b> Peripheral Output Function is Assigned to RP41 Output Pin bits (see Table 8-7 for peripheral function numbers) |
| bit 7-6   | Unimplemented: Read as '0'  |
| bit 5-0   | <b>RP40R[5:0]:</b> Peripheral Output Function is Assigned to RP40 Output Pin bits (see Table 8-7 for peripheral function numbers) |

#### REGISTER 8-53: RPOR5: PERIPHERAL PIN SELECT OUTPUT REGISTER 5

| U-0    | U-0 | R/W-0  | R/W-0  | R/W-0  | R/W-0  | R/W-0  | R/W-0  |
|--------|-----|--------|--------|--------|--------|--------|--------|
| —      | —   | RP43R5 | RP43R4 | RP43R3 | RP43R2 | RP43R1 | RP43R0 |
| bit 15 |     |        |        |        |        |        | bit 8  |
|        |     |        |        |        |        |        |        |
| U-0    | U-0 | R/W-0  | R/W-0  | R/W-0  | R/W-0  | R/W-0  | R/W-0  |
| —      | —   | RP42R5 | RP42R4 | RP42R3 | RP42R2 | RP42R1 | RP42R0 |
| bit 7  |     |        |        |        |        |        | bit 0  |

| Legend:           |                  |                       |                    |
|-------------------|------------------|-----------------------|--------------------|
| R = Readable bit  | W = Writable bit | U = Unimplemented bit | , read as '0'      |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared  | x = Bit is unknown |

bit 15-14 Unimplemented: Read as '0'

bit 13-8 **RP43R[5:0]:** Peripheral Output Function is Assigned to RP43 Output Pin bits (see Table 8-7 for peripheral function numbers)

bit 7-6 Unimplemented: Read as '0'

bit 5-0 **RP42R[5:0]:** Peripheral Output Function is Assigned to RP42 Output Pin bits (see Table 8-7 for peripheral function numbers)

| U-0                               | U-0   | R/W-0            | R/W-0                              | R/W-0                | R/W-0  | R/W-0              | R/W-0  |
|-----------------------------------|-------|------------------|------------------------------------|----------------------|--------|--------------------|--------|
| —                                 | —     | RP45R5           | RP45R4                             | RP45R3               | RP45R2 | RP45R1             | RP45R0 |
| bit 15                            |       |                  |                                    |                      |        |                    | bit 8  |
|                                   |       |                  |                                    |                      |        |                    |        |
| U-0                               | U-0   | R/W-0            | R/W-0                              | R/W-0                | R/W-0  | R/W-0              | R/W-0  |
| —                                 | —     | RP44R5           | RP44R4                             | RP44R3               | RP44R2 | RP44R1             | RP44R0 |
| bit 7                             | bit 7 |                  |                                    |                      |        |                    | bit 0  |
|                                   |       |                  |                                    |                      |        |                    |        |
| Legend:                           |       |                  |                                    |                      |        |                    |        |
| R = Readable bit W = Writable bit |       | bit              | U = Unimplemented bit, read as '0' |                      |        |                    |        |
| -n = Value at P                   | OR    | '1' = Bit is set |                                    | '0' = Bit is cleared |        | x = Bit is unknown |        |

#### REGISTER 8-54: RPOR6: PERIPHERAL PIN SELECT OUTPUT REGISTER 6

| bit 15-14 | Unimplemented: Read as '0'  |
|-----------|---|
| bit 13-8  | <b>RP45R[5:0]:</b> Peripheral Output Function is Assigned to RP45 Output Pin bits (see Table 8-7 for peripheral function numbers) |
| bit 7-6   | Unimplemented: Read as '0'  |
| bit 5-0   | <b>RP44R[5:0]:</b> Peripheral Output Function is Assigned to RP44 Output Pin bits (see Table 8-7 for peripheral function numbers) |

#### REGISTER 8-55: RPOR7: PERIPHERAL PIN SELECT OUTPUT REGISTER 7

| U-0                        | U-0 | R/W-0            | R/W-0            | R/W-0                | R/W-0                   | R/W-0              | R/W-0  |
|----------------------------|-----|------------------|------------------|----------------------|-------------------------|--------------------|--------|
| —                          | _   | RP47R5           | RP47R4           | RP47R3               | RP47R2                  | RP47R1             | RP47R0 |
| bit 15                     |     |                  |                  |                      |                         | •                  | bit 8  |
|                            |     |                  |                  |                      |                         |                    |        |
| U-0                        | U-0 | R/W-0            | R/W-0            | R/W-0                | R/W-0                   | R/W-0              | R/W-0  |
| —                          | —   | RP46R5           | RP46R4           | RP46R3               | RP46R2                  | RP46R1             | RP46R0 |
| bit 7                      |     |                  |                  |                      |                         |                    | bit 0  |
|                            |     |                  |                  |                      |                         |                    |        |
| Legend:                    |     |                  |                  |                      |                         |                    |        |
| R = Readable bit W = Writa |     | W = Writable     | bit U = Unimplem |                      | nented bit, read as '0' |                    |        |
| -n = Value at POR          |     | '1' = Bit is set |                  | '0' = Bit is cleared |                         | x = Bit is unknown |        |

bit 15-14 Unimplemented: Read as '0'

- bit 13-8 **RP47R[5:0]:** Peripheral Output Function is Assigned to RP47 Output Pin bits (see Table 8-7 for peripheral function numbers)
- bit 7-6 Unimplemented: Read as '0'
- bit 5-0 **RP46R[5:0]:** Peripheral Output Function is Assigned to RP46 Output Pin bits (see Table 8-7 for peripheral function numbers)

|         |     | 5      | <b>B</b> 4 4 4 6 | <b>B</b> 4 4 4 6 |        | <b>B</b> 8 4 4 6 | -      |
|---------|-----|--------|------------------|------------------|--------|------------------|--------|
| U-0     | U-0 | R/W-0  | R/W-0            | R/W-0            | R/W-0  | R/W-0            | R/W-0  |
| _       | —   | RP49R5 | RP49R4           | RP49R3           | RP49R2 | RP49R1           | RP49R0 |
| bit 15  |     |        |                  |                  |        |                  | bit 8  |
|         |     |        |                  |                  |        |                  |        |
| U-0     | U-0 | R/W-0  | R/W-0            | R/W-0            | R/W-0  | R/W-0            | R/W-0  |
| —       | —   | RP48R5 | RP48R4           | RP48R3           | RP48R2 | RP48R1           | RP48R0 |
| bit 7   |     |        |                  |                  |        |                  | bit 0  |
|         |     |        |                  |                  |        |                  |        |
| Legend: |     |        |                  |                  |        |                  |        |

#### REGISTER 8-56: RPOR8: PERIPHERAL PIN SELECT OUTPUT REGISTER 8

| Legend:           |                  |                       |                                    |  |  |  |
|-------------------|------------------|-----------------------|------------------------------------|--|--|--|
| R = Readable bit  | W = Writable bit | U = Unimplemented bit | U = Unimplemented bit, read as '0' |  |  |  |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared  | x = Bit is unknown                 |  |  |  |

| bit 15-14 | Unimplemented: Read as '0'  |
|-----------|---|
| bit 13-8  | <b>RP49R[5:0]:</b> Peripheral Output Function is Assigned to RP49 Output Pin bits (see Table 8-7 for peripheral function numbers) |
| bit 7-6   | Unimplemented: Read as '0'  |
| bit 5-0   | <b>RP48R[5:0]:</b> Peripheral Output Function is Assigned to RP48 Output Pin bits (see Table 8-7 for peripheral function numbers) |

#### REGISTER 8-57: RPOR9: PERIPHERAL PIN SELECT OUTPUT REGISTER 9

| U-0    | U-0 | R/W-0  | R/W-0  | R/W-0  | R/W-0  | R/W-0  | R/W-0  |
|--------|-----|--------|--------|--------|--------|--------|--------|
|        | —   | RP51R5 | RP51R4 | RP51R3 | RP51R2 | RP51R1 | RP51R0 |
| bit 15 |     |        |        |        |        | •      | bit 8  |
|        |     |        |        |        |        |        |        |
| U-0    | U-0 | R/W-0  | R/W-0  | R/W-0  | R/W-0  | R/W-0  | R/W-0  |
| —      | —   | RP50R5 | RP50R4 | RP50R3 | RP50R2 | RP50R1 | RP50R0 |
| bit 7  |     |        | •      |        |        | •      | bit 0  |
|        |     |        |        |        |        |        |        |

| Legend:           |   |                      |                    |  |
|-------------------|---|----------------------|--------------------|--|
| R = Readable bit  | W = Writable bit U = Unimplemented bit, read as '0' |                      |                    |  |
| -n = Value at POR | '1' = Bit is set                                    | '0' = Bit is cleared | x = Bit is unknown |  |

bit 15-14 Unimplemented: Read as '0'

bit 13-8 **RP51R[5:0]:** Peripheral Output Function is Assigned to RP51 Output Pin bits (see Table 8-7 for peripheral function numbers)

bit 7-6 Unimplemented: Read as '0'

bit 5-0 **RP50R[5:0]:** Peripheral Output Function is Assigned to RP50 Output Pin bits (see Table 8-7 for peripheral function numbers)

| U-0             | U-0 | R/W-0   | R/W-0  | R/W-0                              | R/W-0         | R/W-0  | R/W-0  |
|-----------------|-----|---|--------|------------------------------------|---------------|--------|--------|
| —               | —   | RP53R5  | RP53R4 | RP53R3                             | RP53R2        | RP53R1 | RP53R0 |
| bit 15          |     |   |        |                                    |               |        | bit 8  |
|                 |     |   |        |                                    |               |        |        |
| U-0             | U-0 | R/W-0   | R/W-0  | R/W-0                              | R/W-0         | R/W-0  | R/W-0  |
|                 | _   | RP52R5  | RP52R4 | RP52R3                             | RP52R2        | RP52R1 | RP52R0 |
| bit 7           |     |   |        |                                    |               |        | bit 0  |
|                 |     |   |        |                                    |               |        |        |
| Legend:         |     |   |        |                                    |               |        |        |
| R = Readable b  | oit | W = Writable I                                | bit    | U = Unimplemented bit, read as '0' |               |        |        |
| -n = Value at P | OR  | '1' = Bit is set '0' = Bit is cleared x = Bit |        | x = Bit is unkn                    | it is unknown |        |        |
|                 |     |   |        |                                    |               |        |        |

#### REGISTER 8-58: RPOR10: PERIPHERAL PIN SELECT OUTPUT REGISTER 10

| bit 15-14 | Unimplemented: Read as '0'  |
|-----------|---|
| bit 13-8  | <b>RP53[5:0]:</b> Peripheral Output Function is Assigned to RP53 Output Pin bits (see Table 8-7 for peripheral function numbers)  |
| bit 7-6   | Unimplemented: Read as '0'  |
| bit 5-0   | <b>RP52R[5:0]:</b> Peripheral Output Function is Assigned to RP52 Output Pin bits (see Table 8-7 for peripheral function numbers) |

#### REGISTER 8-59: RPOR11: PERIPHERAL PIN SELECT OUTPUT REGISTER 11

| U-0                               | U-0                                | R/W-0  | R/W-0  | R/W-0                              | R/W-0  | R/W-0           | R/W-0  |  |
|-----------------------------------|------------------------------------|--------|--------|------------------------------------|--------|-----------------|--------|--|
| —                                 | —                                  | RP55R5 | RP55R4 | RP55R3                             | RP55R2 | RP55R1          | RP55R0 |  |
| bit 15                            |                                    |        |        |                                    |        |                 | bit 8  |  |
|                                   |                                    |        |        |                                    |        |                 |        |  |
| U-0                               | U-0                                | R/W-0  | R/W-0  | R/W-0                              | R/W-0  | R/W-0           | R/W-0  |  |
| —                                 | —                                  | RP54R5 | RP54R4 | RP54R3                             | RP54R2 | RP54R1          | RP54R0 |  |
| bit 7                             |                                    |        |        |                                    |        |                 | bit C  |  |
|                                   |                                    |        |        |                                    |        |                 |        |  |
| Legend:                           |                                    |        |        |                                    |        |                 |        |  |
| R = Readable bit W = Writable bit |                                    |        | bit    | U = Unimplemented bit, read as '0' |        |                 |        |  |
|                                   | -n = Value at POR '1' = Bit is set |        |        | '0' = Bit is clea                  | ared   | x = Bit is unkr | าดพุท  |  |

bit 15-14 Unimplemented: Read as '0'

- bit 13-8 **RP55R[5:0]:** Peripheral Output Function is Assigned to RP55 Output Pin bits (see Table 8-7 for peripheral function numbers)
- bit 7-6 Unimplemented: Read as '0'
- bit 5-0 **RP54R[5:0]:** Peripheral Output Function is Assigned to RP54 Output Pin bits (see Table 8-7 for peripheral function numbers)

| U-0     | U-0 | R/W-0  | R/W-0  | R/W-0  | R/W-0  | R/W-0  | R/W-0  |
|---------|-----|--------|--------|--------|--------|--------|--------|
| —       | —   | RP57R5 | RP57R4 | RP57R3 | RP57R2 | RP57R1 | RP57R0 |
| bit 15  |     |        |        |        |        |        | bit 8  |
|         |     |        |        |        |        |        |        |
| U-0     | U-0 | R/W-0  | R/W-0  | R/W-0  | R/W-0  | R/W-0  | R/W-0  |
| _       |     | RP56R5 | RP56R4 | RP56R3 | RP56R2 | RP56R1 | RP56R0 |
| bit 7   |     |        |        |        |        |        | bit 0  |
|         |     |        |        |        |        |        |        |
| Legend: |     |        |        |        |        |        |        |

#### REGISTER 8-60: RPOR12: PERIPHERAL PIN SELECT OUTPUT REGISTER 12

| Legend:           |                  |                       |                                    |  |  |  |
|-------------------|------------------|-----------------------|------------------------------------|--|--|--|
| R = Readable bit  | W = Writable bit | U = Unimplemented bit | U = Unimplemented bit, read as '0' |  |  |  |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared  | x = Bit is unknown                 |  |  |  |

| bit 15-14 | Unimplemented: Read as '0'  |
|-----------|---|
| bit 13-8  | <b>RP57R[5:0]:</b> Peripheral Output Function is Assigned to RP57 Output Pin bits (see Table 8-7 for peripheral function numbers) |
| bit 7-6   | Unimplemented: Read as '0'  |
| bit 5-0   | <b>RP56R[5:0]:</b> Peripheral Output Function is Assigned to RP56 Output Pin bits (see Table 8-7 for peripheral function numbers) |

#### REGISTER 8-61: RPOR13: PERIPHERAL PIN SELECT OUTPUT REGISTER 13

| U-0                                | U-0   | R/W-0  | R/W-0                                 | R/W-0  | R/W-0  | R/W-0  | R/W-0  |
|------------------------------------|---|--------|---------------------------------------|--------|--------|--------|--------|
| —                                  | —   | RP59R5 | RP59R4                                | RP59R3 | RP59R2 | RP59R1 | RP59R0 |
| bit 15                             | ·   | -      |                                       | ·      |        |        | bit 8  |
|                                    |   |        |                                       |        |        |        |        |
| U-0                                | U-0   | R/W-0  | R/W-0                                 | R/W-0  | R/W-0  | R/W-0  | R/W-0  |
| —                                  | —   | RP58R5 | RP58R4                                | RP58R3 | RP58R2 | RP58R1 | RP58R0 |
| bit 7                              |   |        |                                       |        |        |        | bit 0  |
|                                    |   |        |                                       |        |        |        |        |
| Legend:                            |   |        |                                       |        |        |        |        |
| R = Readable                       | e bit W = Writable bit U = Unimplemented bit, read as '0' |        |                                       | as '0' |        |        |        |
| -n = Value at POR '1' = Bit is set |   |        | '0' = Bit is cleared x = Bit is unkno |        |        | nown   |        |

bit 15-14 Unimplemented: Read as '0'

bit 13-8 **RP59R[5:0]:** Peripheral Output Function is Assigned to RP59 Output Pin bits (see Table 8-7 for peripheral function numbers)

bit 7-6 Unimplemented: Read as '0'

bit 5-0 **RP58R[5:0]:** Peripheral Output Function is Assigned to RP58 Output Pin bits (see Table 8-7 for peripheral function numbers)

Unimplemented: Read as '0'

Unimplemented: Read as '0'

| U-0             | U-0 | R/W-0            | R/W-0  | R/W-0                                   | R/W-0  | R/W-0  | R/W-0  |
|-----------------|-----|------------------|--------|---|--------|--------|--------|
| —               |     | RP61R5           | RP61R4 | RP61R3                                  | RP61R2 | RP61R1 | RP61R0 |
| bit 15          |     |                  |        |   |        |        | bit 8  |
|                 |     |                  |        |   |        |        |        |
| U-0             | U-0 | R/W-0            | R/W-0  | R/W-0                                   | R/W-0  | R/W-0  | R/W-0  |
| —               |     | RP60R5           | RP60R4 | RP60R3                                  | RP60R2 | RP60R1 | RP60R0 |
| bit 7           |     |                  |        |   |        |        | bit 0  |
|                 |     |                  |        |   |        |        |        |
| Legend:         |     |                  |        |   |        |        |        |
| R = Readable b  | bit | W = Writable I   | bit    | U = Unimplemented bit, read as '0'      |        |        |        |
| -n = Value at P | OR  | '1' = Bit is set |        | '0' = Bit is cleared x = Bit is unknown |        |        | nown   |

RP61R[5:0]: Peripheral Output Function is Assigned to RP61 Output Pin bits

#### REGISTER 8-62: RPOR14: PERIPHERAL PIN SELECT OUTPUT REGISTER 14

| bit 5-0 | RP60R[5:0]: Peripheral Output Function is Assigned to RP60 Output Pin bits |
|---------|--|
|         | (see Table 8-7 for peripheral function numbers)                            |
|         |  |

(see Table 8-7 for peripheral function numbers)

#### REGISTER 8-63: RPOR15: PERIPHERAL PIN SELECT OUTPUT REGISTER 15

| U-0    | U-0 | R/W-0  | R/W-0  | R/W-0  | R/W-0  | R/W-0  | R/W-0  |
|--------|-----|--------|--------|--------|--------|--------|--------|
|        | _   | RP72R5 | RP72R4 | RP72R3 | RP72R2 | RP72R1 | RP72R0 |
| bit 15 |     |        |        |        |        |        | bit 8  |

| U-0   | U-0 | R/W-0  | R/W-0  | R/W-0  | R/W-0  | R/W-0  | R/W-0  |
|-------|-----|--------|--------|--------|--------|--------|--------|
| —     | —   | RP65R5 | RP65R4 | RP65R3 | RP65R2 | RP65R1 | RP65R0 |
| bit 7 |     |        |        |        |        |        | bit 0  |

| Legend:           |                  |                       |                                    |  |  |
|-------------------|------------------|-----------------------|------------------------------------|--|--|
| R = Readable bit  | W = Writable bit | U = Unimplemented bit | U = Unimplemented bit, read as '0' |  |  |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared  | x = Bit is unknown                 |  |  |

bit 15-14 Unimplemented: Read as '0'

bit 13-8 **RP72R[5:0]:** Peripheral Output Function is Assigned to RP72 Output Pin bits (see Table 8-7 for peripheral function numbers)

bit 7-6 Unimplemented: Read as '0'

bit 5-0 **RP65R[5:0]:** Peripheral Output Function is Assigned to RP65 Output Pin bits (see Table 8-7 for peripheral function numbers)

bit 15-14

bit 13-8

bit 7-6

| U-0     | U-0 | R/W-0  | R/W-0  | R/W-0  | R/W-0  | R/W-0  | R/W-0  |
|---------|-----|--------|--------|--------|--------|--------|--------|
|         | _   | RP77R5 | RP77R4 | RP77R3 | RP77R2 | RP77R1 | RP77R0 |
| bit 15  |     |        |        |        |        |        | bit 8  |
|         |     |        |        |        |        |        |        |
| U-0     | U-0 | R/W-0  | R/W-0  | R/W-0  | R/W-0  | R/W-0  | R/W-0  |
| —       | —   | RP74R5 | RP74R4 | RP74R3 | RP74R2 | RP74R1 | RP74R0 |
| bit 7   |     |        |        |        |        |        | bit 0  |
|         |     |        |        |        |        |        |        |
| Legend: |     |        |        |        |        |        |        |

#### REGISTER 8-64: RPOR16: PERIPHERAL PIN SELECT OUTPUT REGISTER 16

| Legend:           |                  |                       |                                    |  |  |
|-------------------|------------------|-----------------------|------------------------------------|--|--|
| R = Readable bit  | W = Writable bit | U = Unimplemented bit | U = Unimplemented bit, read as '0' |  |  |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared  | x = Bit is unknown                 |  |  |

| bit 15-14 | Unimplemented: Read as '0'  |
|-----------|---|
| bit 13-8  | <b>RP77R[5:0]:</b> Peripheral Output Function is Assigned to RP77 Output Pin bits (see Table 8-7 for peripheral function numbers) |
| bit 7-6   | Unimplemented: Read as '0'  |
| bit 5-0   | <b>RP74R[5:0]:</b> Peripheral Output Function is Assigned to RP74 Output Pin bits (see Table 8-7 for peripheral function numbers) |

#### REGISTER 8-65: RPOR17: PERIPHERAL PIN SELECT OUTPUT REGISTER 17

| U-0    | U-0 | R/W-0                  | R/W-0                  | R/W-0                  | R/W-0                  | R/W-0                  | R/W-0                  |
|--------|-----|------------------------|------------------------|------------------------|------------------------|------------------------|------------------------|
|        | _   | RP177R5 <sup>(1)</sup> | RP177R4 <sup>(1)</sup> | RP177R3 <sup>(1)</sup> | RP177R2 <sup>(1)</sup> | RP177R1 <sup>(1)</sup> | RP177R0 <sup>(1)</sup> |
| bit 15 |     |                        |                        |                        |                        |                        | bit 8                  |

| U-0   | U-0 | R/W-0                  | R/W-0                  | R/W-0                  | R/W-0                  | R/W-0                  | R/W-0                  |
|-------|-----|------------------------|------------------------|------------------------|------------------------|------------------------|------------------------|
| —     | —   | RP176R5 <sup>(1)</sup> | RP176R4 <sup>(1)</sup> | RP176R3 <sup>(1)</sup> | RP176R2 <sup>(1)</sup> | RP176R1 <sup>(1)</sup> | RP176R0 <sup>(1)</sup> |
| bit 7 |     |                        |                        |                        |                        |                        | bit 0                  |

| Legend:           |                  |                                    |                    |  |
|-------------------|------------------|------------------------------------|--------------------|--|
| R = Readable bit  | W = Writable bit | U = Unimplemented bit, read as '0' |                    |  |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared               | x = Bit is unknown |  |

bit 15-14 **Unimplemented:** Read as '0'

bit 13-8**RP177R[5:0]:** Peripheral Output Function is Assigned to RP177 Output Pin bits<sup>(1)</sup><br/>(see Table 8-7 for peripheral function numbers)bit 7-6**Unimplemented:** Read as '0'bit 5-0**RP176R[5:0]:** Peripheral Output Function is Assigned to RP176 Output Pin bits<sup>(1)</sup>

bit 5-0 **RP176R[5:0]:** Peripheral Output Function is Assigned to RP176 Output Pin I (see Table 8-7 for peripheral function numbers)

Note 1: These are virtual output ports.

| U-0    | U-0 | R/W-0                  | R/W-0                  | R/W-0                  | R/W-0                  | R/W-0                  | R/W-0                  |
|--------|-----|------------------------|------------------------|------------------------|------------------------|------------------------|------------------------|
| —      | —   | RP179R5 <sup>(1)</sup> | RP179R4 <sup>(1)</sup> | RP179R3 <sup>(1)</sup> | RP179R2 <sup>(1)</sup> | RP179R1 <sup>(1)</sup> | RP179R0 <sup>(1)</sup> |
| bit 15 |     |                        |                        |                        |                        |                        | bit 8                  |
|        |     |                        |                        |                        |                        |                        |                        |
| U-0    | U-0 | R/W-0                  | R/W-0                  | R/W-0                  | R/W-0                  | R/W-0                  | R/W-0                  |
| —      | —   | RP178R5 <sup>(1)</sup> | RP178R4 <sup>(1)</sup> | RP178R3 <sup>(1)</sup> | RP178R2 <sup>(1)</sup> | RP178R1 <sup>(1)</sup> | RP178R0 <sup>(1)</sup> |
| bit 7  |     |                        |                        |                        |                        |                        | bit 0                  |

#### **RPOR18: PERIPHERAL PIN SELECT OUTPUT REGISTER 18** REGISTER 8-66:

| Legend:           |                  |                        |                    |
|-------------------|------------------|------------------------|--------------------|
| R = Readable bit  | W = Writable bit | U = Unimplemented bit, | , read as '0'      |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared   | x = Bit is unknown |

| bit 15-14 | Unimplemented: Read as '0'   |
|-----------|--|
| bit 13-8  | <b>RP179R[5:0]:</b> Peripheral Output Function is Assigned to RP179 Output Pin bits <sup>(1)</sup> (see Table 8-7 for peripheral function numbers) |
| bit 7-6   | Unimplemented: Read as '0'   |
| bit 5-0   | <b>RP178R[5:0]:</b> Peripheral Output Function is Assigned to RP178 Output Pin bits <sup>(1)</sup> (see Table 8-7 for peripheral function numbers) |

Note 1: These are virtual output ports.

#### REGISTER 8-67: RPOR19: PERIPHERAL PIN SELECT OUTPUT REGISTER 19

| U-0    | U-0 | R/W-0                  | R/W-0                  | R/W-0                  | R/W-0                  | R/W-0                  | R/W-0                  |
|--------|-----|------------------------|------------------------|------------------------|------------------------|------------------------|------------------------|
| —      | —   | RP181R5 <sup>(1)</sup> | RP181R4 <sup>(1)</sup> | RP181R3 <sup>(1)</sup> | RP181R2 <sup>(1)</sup> | RP181R1 <sup>(1)</sup> | RP181R0 <sup>(1)</sup> |
| bit 15 |     |                        |                        |                        |                        |                        | bit 8                  |

| U-0   | U-0 | R/W-0                  | R/W-0                  | R/W-0                  | R/W-0                  | R/W-0                  | R/W-0                  |
|-------|-----|------------------------|------------------------|------------------------|------------------------|------------------------|------------------------|
| —     | —   | RP180R5 <sup>(1)</sup> | RP180R4 <sup>(1)</sup> | RP180R3 <sup>(1)</sup> | RP180R2 <sup>(1)</sup> | RP180R1 <sup>(1)</sup> | RP180R0 <sup>(1)</sup> |
| bit 7 |     |                        |                        |                        |                        |                        | bit 0                  |

| Legend:           |                  |                             |                    |
|-------------------|------------------|-----------------------------|--------------------|
| R = Readable bit  | W = Writable bit | U = Unimplemented bit, read | 1 as '0'           |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared        | x = Bit is unknown |

bit 15-14 Unimplemented: Read as '0'

bit 13-8 RP181R[5:0]: Peripheral Output Function is Assigned to RP181 Output Pin bits (see Table 8-7 for peripheral function numbers)

bit 7-6 Unimplemented: Read as '0'

bit 5-0 RP180R[5:0]: Peripheral Output Function is Assigned to RP180 Output Pin bits (see Table 8-7 for peripheral function numbers)

Note 1: These are virtual output ports.

#### TABLE 8-12: PPS INPUT CONTROL REGISTERS

| IADLL    | . 0-12.   | 0-12. FF3 INFUT CONTROL REGISTERS |           |           |           |           |           |           |           |           |           |           |           |           |           |           |
|----------|-----------|-----------------------------------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|
| Register | Bit 15    | Bit 14                            | Bit 13    | Bit 12    | Bit 11    | Bit 10    | Bit 9     | Bit 8     | Bit 7     | Bit 6     | Bit 5     | Bit 4     | Bit 3     | Bit 2     | Bit 1     | Bit 0     |
| RPCON    | —         | _                                 | -         | —         | IOLOCK    | -         | _         | —         | —         | —         | _         | _         | —         | —         | -         | —         |
| RPINR0   | INT1R7    | INT1R6                            | INT1R5    | INT1R4    | INT1R3    | INT1R2    | INT1R1    | INT1R0    | _         | —         | _         |           | —         | —         |           | _         |
| RPINR1   | INT3R7    | INT3R6                            | INT3R5    | INT3R4    | INT3R3    | INT3R2    | INT3R1    | INT3R0    | INT2R7    | INT2R6    | INT2R5    | INT2R4    | INT2R3    | INT2R2    | INT2R1    | INT2R0    |
| RPINR2   | T1CKR7    | T1CKR6                            | T1CKR5    | T1CKR4    | T1CKR3    | T1CKR2    | T1CKR1    | T1CKR0    | _         | _         | _         | _         | —         | —         | _         | _         |
| RPINR3   | ICM1R7    | ICM1R6                            | ICM1R5    | ICM1R4    | ICM1R3    | ICM1R2    | ICM1R1    | ICM1R0    | TCKI1R7   | TCKI1R6   | TCKI1R5   | TCKI1R4   | TCKI1R3   | TCKI1R2   | TCKI1R1   | TCKI1R0   |
| RPINR4   | ICM2R7    | ICM2R6                            | ICM2R5    | ICM2R4    | ICM2R3    | ICM2R2    | ICM2R1    | ICM2R0    | TCKI2R7   | TCKI2R6   | TCKI2R5   | TCKI2R4   | TCKI2R3   | TCKI2R2   | TCKI2R1   | TCKI2R0   |
| RPINR5   | ICM3R7    | ICM3R6                            | ICM3R5    | ICM3R4    | ICM3R3    | ICM3R2    | ICM3R1    | ICM3R0    | TCKI3R7   | TCKI3R6   | TCKI3R5   | TCKI3R4   | TCKI3R3   | TCKI3R2   | TCKI3R1   | TCKI3R0   |
| RPINR6   | ICM4R7    | ICM4R6                            | ICM4R5    | ICM4R4    | ICM4R3    | ICM4R2    | ICM4R1    | ICM4R0    | TCKI4R7   | TCKI4R    | TCKI4R5   | TCKI4R4   | TCKI4R3   | TCKI4R2   | TCKI4R1   | TCKI4R0   |
| RPINR7   | ICM5R7    | ICM5R6                            | ICM5R5    | ICM5R4    | ICM5R3    | ICM5R2    | ICM5R1    | ICM5R0    | TCKI5R7   | TCKI5R6   | TCKI5R5   | TCKI5R4   | TCKI5R3   | TCKI5R2   | TCKI5R1   | TCKI5R0   |
| RPINR11  | OCFBR7    | OCFBR6                            | OCFBR5    | OCFBR4    | OCFBR3    | OCFBR2    | OCFBR1    | OCFBR0    | OCFAR7    | OCFAR6    | OCFAR5    | OCFAR4    | OCFAR3    | OCFAR2    | OCFAR1    | OCFAR0    |
| RPINR12  | PCI9R7    | PCI9R6                            | PCI9R5    | PCI9R4    | PCI9R3    | PCI9R2    | PCI9R1    | PCI9R0    | PCI8R7    | PCI8R6    | PCI8R5    | PCI8R4    | PCI8R3    | PCI8R2    | PCI8R1    | PCI8R0    |
| RPINR13  | PCI11R7   | PCI11R6                           | PCI11R5   | PCI11R4   | PCI11R3   | PCI11R2   | PCI11R1   | PCI11R0   | PCI10R7   | PCI10R6   | PCI10R5   | PCI10R4   | PCI10R3   | PCI10R2   | PCI10R1   | PCI10R0   |
| RPINR14  | QEIB1R7   | QEIB1R6                           | QEIB1R5   | QEIB1R4   | QEIB1R3   | QEIB1R2   | QEIB1R1   | QEIB1R0   | QEIA1R7   | QEIA1R6   | QEIA1R5   | QEIA1R4   | QEIA1R3   | QEIA1R2   | QEIA1R1   | QEIA1R0   |
| RPINR15  | QEIHOM1R7 | QEIHOM1R6                         | QEIHOM1R5 | QEIHOM1R4 | QEIHOM1R3 | QEIHOM1R2 | QEIHOM1R1 | QEIHOM1R0 | QEINDX1R7 | QEINDX1R6 | QEINDX1R5 | QEINDX1R4 | QEINDX1R3 | QEINDX1R2 | QEINDX1R1 | QEINDX1R0 |
| RPINR16  | QEIB2R7   | QEIB2R6                           | QEIB2R5   | QEIB2R4   | QEIB2R3   | QEIB2R2   | QEIB2R1   | QEIB2R0   | QEIA2R7   | QEIA2R6   | QEIA2R5   | QEIA2R4   | QEIA2R3   | QEIA2R2   | QEIA2R1   | QEIA2R0   |
| RPINR17  | QEIHOM2R7 | QEIHOM2R6                         | QEIHOM2R5 | QEIHOM2R4 | QEIHOM2R3 | QEIHOM2R2 | QEIHOM2R1 | QEIHOM2R0 | QEINDX2R7 | QEINDX2R6 | QEINDX2R5 | QEINDX2R4 | QEINDX2R3 | QEINDX2R2 | QEINDX2R1 | QEINDX2R0 |
| RPINR18  | U1DSRR7   | U1DSRR6                           | U1DSRR5   | U1DSRR4   | U1DSRR3   | U1DSRR2   | U1DSRR1   | U1DSRR0   | U1RXR7    | U1RXR6    | U1RXR5    | U1RXR4    | U1RXR3    | U1RXR2    | U1RXR1    | U1RXR0    |
| RPINR19  | U2DSRR7   | U2DSRR6                           | U2DSRR5   | U2DSRR4   | U2DSRR3   | U2DSRR2   | U2DSRR1   | U2DSRR0   | U2RXR7    | U2RXR6    | U2RXR5    | U2RXR4    | U2RXR3    | U2RXR2    | U2RXR1    | U2RXR0    |
| RPINR20  | SCK1R7    | SCK1R6                            | SCK1R5    | SCK1R4    | SCK1R3    | SCK1R2    | SCK1R1    | SCK1R0    | SDI1R7    | SDI1R6    | SDI1R5    | SDI1R4    | SDI1R3    | SDI1R2    | SDI1R1    | SDI1R0    |
| RPINR21  | REFOIR7   | REFOIR6                           | REFOIR5   | REFOIR4   | REFOIR3   | REFOIR2   | REFOIR1   | REFOIR0   | SS1R7     | SS1R6     | SS1R5     | SS1R4     | SS1R3     | SS1R2     | SS1R1     | SS1R0     |
| RPINR22  | SCK2R7    | SCK2R6                            | SCK2R5    | SCK2R4    | SCK2R3    | SCK2R2    | SCK2R1    | SCK2R0    | SDI2R7    | SDI2R6    | SDI2R5    | SDI2R4    | SDI2R3    | SDI2R2    | SDI2R1    | SDI2R0    |
| RPINR23  | _         | _                                 | _         | _         | _         | _         | _         | _         | SS2R7     | SS2R6     | SS2R5     | SS2R4     | SS2R3     | SS2R2     | SS2R1     | SS2R0     |
| RPINR27  | U3DSRR7   | U3DSRR6                           | U3DSRR5   | U3DSRR4   | U3DSRR3   | U3DSRR2   | U3DSRR1   | U3DSRR0   | U3RXR7    | U3RXR6    | U3RXR5    | U3RXR4    | U3RXR3    | U3RXR2    | U3RXR1    | U3RXR0    |
| RPINR29  | SCK3R7    | SCK3R6                            | SCK3R5    | SCK3R4    | SCK3R3    | SCK3R2    | SCK3R1    | SCK3R0    | SDI3R7    | SDI3R6    | SDI3R5    | SDI3R4    | SDI3R3    | SDI3R2    | SDI3R1    | SDI3R0    |
| RPINR30  | _         | _                                 | _         | _         | _         | _         | _         | _         | SS3R7     | SS3R6     | SS3R5     | SS3R4     | SS3R3     | SS3R2     | SS3R1     | SS3R0     |
| RPINR37  | PCI17R7   | PCI17R6                           | PCI17R5   | PCI17R4   | PCI17R3   | PCI17R2   | PCI17R1   | PCI17R0   | OCFCR7    | OCFCR6    | OCFCR5    | OCFCR4    | OCFCR3    | OCFCR2    | OCFCR1    | OCFCR0    |
| RPINR38  | _         | _                                 | _         | _         | _         | _         | _         | _         | PCI18R7   | PCI18R6   | PCI18R5   | PCI18R4   | PCI18R3   | PCI18R2   | PCI18R1   | PCI18R0   |
| RPINR42  | PCI13R7   | PCI13R6                           | PCI13R5   | PCI13R4   | PCI13R3   | PCI13R2   | PCI13R1   | PCI13R0   | PCI12R7   | PCI12R6   | PCI12R5   | PCI12R4   | PCI12R3   | PCI12R2   | PCI12R1   | PCI12R0   |
| RPINR43  | PCI15R7   | PCI15R6                           | PCI15R5   | PCI15R4   | PCI15R3   | PCI15R2   | PCI15R1   | PCI15R0   | PCI14R7   | PCI14R6   | PCI14R5   | PCI14R4   | PCI14R3   | PCI14R2   | PCI14R1   | PCI14R0   |
| RPINR44  | SENT1R7   | SENT1R6                           | SENT1R5   | SENT1R4   | SENT1R3   | SENT1R2   | SENT1R1   | SENT1R0   | PCI16R7   | PCI16R6   | PCI16R5   | PCI16R4   | PCI16R3   | PCI16R2   | PCI16R1   | PCI16R0   |
| RPINR45  | CLCINAR7  | CLCINAR6                          | CLCINAR5  | CLCINAR4  | CLCINAR3  | CLCINAR2  | CLCINAR1  | CLCINAR0  | SENT2R7   | SENT2R6   | SENT2R5   | SENT2R4   | SENT2R3   | SENT2R2   | SENT2R1   | SENT2R0   |
| RPINR46  | CLCINCR7  | CLCINCR6                          | CLCINCR5  | CLCINCR4  | CLCINCR3  | CLCINCR2  | CLCINCR1  | CLCINCR0  | CLCINBR7  | CLCINBR6  | CLCINBR5  | CLCINBR4  | CLCINBR3  | CLCINBR2  | CLCINBR1  | CLCINBR0  |
| RPINR47  | ADCTRGR7  | ADCTRGR6                          | ADCTRGR5  | ADCTRGR4  | ADCTRGR3  | ADCTRGR2  | ADCTRGR1  | ADCTRGR0  | CLCINDR7  | CLCINDR6  | CLCINDR5  | CLCINDR4  | CLCINDR3  | CLCINDR2  | CLCINDR1  | CLCINDR0  |
| RPINR48  | U1CTSR7   | U1CTSR6                           | U1CTSR5   | U1CTSR4   | U1CTSR3   | U1CTSR2   | U1CTSR1   | U1CTSR0   | OCFDR7    | OCFDR6    | OCFDR5    | OCFDR4    | OCFDR3    | OCFDR2    | OCFDR1    | OCFDR0    |
| RPINR49  | U3CTSR7   | U3CTSR6                           | U3CTSR5   | U3CTSR4   | U3CTSR3   | U3CTSR2   | U3CTSR1   | U3CTSR0   | U2CTSR7   | U2CTSR6   | U2CTSR5   | U2CTSR4   | U2CTSR3   | U2CTSR2   | U2CTSR1   | U2CTSR0   |
|          |           |                                   | •         | •         |           |           | •         |           |           |           |           |           |           |           | •         |           |

### TABLE 8-13: PPS OUTPUT CONTROL REGISTERS

| Register | Bit 15 | Bit 14 | Bit 13  | Bit 12  | Bit 11  | Bit 10  | Bit 9   | Bit 8   | Bit 7 | Bit 6 | Bit 5   | Bit 4   | Bit 3   | Bit 2   | Bit 1   | Bit 0   |
|----------|--------|--------|---------|---------|---------|---------|---------|---------|-------|-------|---------|---------|---------|---------|---------|---------|
| RPOR0    | -      | _      | RP33R5  | RP33R4  | RP33R3  | RP33R2  | RP33R1  | RP33R0  | _     | _     | RP32R5  | RP32R4  | RP32R3  | RP32R2  | RP32R1  | RP32R0  |
| RPOR1    | _      | _      | RP35R5  | RP35R4  | RP35R3  | RP35R2  | RP35R1  | RP35R0  |       | -     | RP34R5  | RP34R4  | RP34R3  | RP34R2  | RP34R1  | RP34R0  |
| RPOR2    | _      | _      | RP37R5  | RP37R4  | RP37R3  | RP37R2  | RP37R1  | RP37R0  |       | -     | RP36R5  | RP36R4  | RP36R3  | RP36R2  | RP36R1  | RP36R0  |
| RPOR3    | _      | _      | RP39R5  | RP39R4  | RP39R3  | RP39R2  | RP39R1  | RP39R0  | _     | _     | RP38R5  | RP38R4  | RP38R3  | RP38R2  | RP38R1  | RP38R0  |
| RPOR4    | _      | _      | RP41R5  | RP41R4  | RP41R3  | RP41R2  | RP41R1  | RP41R0  | _     | _     | RP40R5  | RP40R4  | RP40R3  | RP40R2  | RP40R1  | RP40R0  |
| RPOR5    | _      | _      | RP43R5  | RP43R4  | RP43R3  | RP43R2  | RP43R1  | RP43R0  | _     | _     | RP42R5  | RP42R4  | RP42R3  | RP42R2  | RP42R1  | RP42R0  |
| RPOR6    | _      | _      | RP45R5  | RP45R4  | RP45R3  | RP45R2  | RP45R1  | RP45R0  | _     | _     | RP44R5  | RP44R4  | RP44R3  | RP44R2  | RP44R1  | RP44R0  |
| RPOR7    | _      | _      | RP47R5  | RP47R4  | RP47R3  | RP47R2  | RP47R1  | RP47R0  | _     | _     | RP46R5  | RP46R4  | RP46R3  | RP46R2  | RP46R1  | RP46R0  |
| RPOR8    | _      | _      | RP49R5  | RP49R4  | RP49R3  | RP49R2  | RP49R1  | RP49R0  | _     | _     | RP48R5  | RP48R4  | RP48R3  | RP48R2  | RP48R1  | RP48R0  |
| RPOR9    | _      | _      | RP51R5  | RP51R4  | RP51R3  | RP51R2  | RP51R1  | RP51R0  | _     | _     | RP50R5  | RP50R4  | RP50R3  | RP50R2  | RP50R1  | RP50R0  |
| RPOR10   | _      | _      | RP53R5  | RP53R4  | RP53R3  | RP53R2  | RP53R1  | RP53R0  | _     | _     | RP52R5  | RP52R4  | RP52R3  | RP52R2  | RP52R1  | RP52R0  |
| RPOR11   | _      | _      | RP55R5  | RP55R4  | RP55R3  | RP55R2  | RP55R1  | RP55R0  | _     | _     | RP54R5  | RP54R4  | RP54R3  | RP54R2  | RP54R1  | RP54R0  |
| RPOR12   | _      | _      | RP57R5  | RP57R4  | RP57R3  | RP57R2  | RP57R1  | RP57R0  | _     | _     | RP56R5  | RP56R4  | RP56R3  | RP56R2  | RP56R1  | RP56R0  |
| RPOR13   | _      | _      | RP59R5  | RP59R4  | RP59R3  | RP59R2  | RP59R1  | RP59R0  | _     | _     | RP58R5  | RP58R4  | RP58R3  | RP58R2  | RP58R1  | RP58R0  |
| RPOR14   | _      | _      | RP61R5  | RP61R4  | RP61R3  | RP61R2  | RP61R1  | RP61R0  | _     | _     | RP60R5  | RP60R4  | RP60R3  | RP60R2  | RP60R1  | RP60R0  |
| RPOR15   | _      | _      | RP72R5  | RP72R4  | RP72R3  | RP72R2  | RP72R1  | RP72R0  | _     | _     | RP65R5  | RP65R4  | RP65R3  | RP65R2  | RP65R1  | RP65R0  |
| RPOR16   | _      | _      | RP77R5  | RP77R4  | RP77R3  | RP77R2  | RP77R1  | RP77R0  | _     | _     | RP74R5  | RP74R4  | RP74R3  | RP74R2  | RP74R1  | RP74R0  |
| RPOR17   | _      |        | RP177R5 | RP177R4 | RP177R3 | RP177R2 | RP177R1 | RP177R0 |       | _     | RP176R5 | RP176R4 | RP176R3 | RP176R2 | RP176R1 | RP176R0 |
| RPOR18   | _      |        | RP179R5 | RP179R4 | RP179R3 | RP179R2 | RP179R1 | RP179R0 |       | _     | RP178R5 | RP178R4 | RP178R3 | RP178R2 | RP178R1 | RP178R0 |
| RPOR19   | _      | _      | RP181R5 | RP181R4 | RP181R3 | RP181R2 | RP181R1 | RP181R0 |       | -     | RP180R5 | RP180R4 | RP180R3 | RP180R2 | RP180R1 | RP180R0 |

### 9.0 OSCILLATOR WITH HIGH-FREQUENCY PLL

Note 1: This data sheet summarizes the features of the dsPIC33CK64MP105 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Oscillator Module with High-Speed PLL" (www.microchip.com/DS70005255) in the "dsPIC33/PIC24 Family Reference Manual". The dsPIC33CK64MP105 family oscillator with high-frequency PLL includes these characteristics:

- On-Chip Phase-Locked Loop (PLL) to Boost Internal Operating Frequency on Select Internal and External Oscillator Sources
- Auxiliary PLL (APLL) Clock Generator to Boost Operating Frequency for Peripherals
- Doze mode for System Power Savings
- Scalable Reference Clock Output (REFCLKO)
- On-the-Fly Clock Switching between Various Clock Sources
- Fail-Safe Clock Monitoring (FSCM) that Detects Clock Failure and Permits Safe Application Recovery or Shutdown

A block diagram of the dsPIC33CK64MP105 oscillator system is shown in Figure 9-1.

#### FIGURE 9-1: dsPIC33CK64MP105 CORE CLOCK SOURCES BLOCK DIAGRAM



# dsPIC33CK64MP105 FAMILY



#### FIGURE 9-2: dsPIC33CK64MP105 CORE OSCILLATOR SUBSYSTEM

#### 9.1 Primary PLL

The Primary Oscillator and internal FRC Oscillator sources can optionally use an on-chip PLL to obtain higher operating speeds. Figure 9-3 illustrates a block diagram of the PLL module.

For PLL operation, the following requirements must be met at all times without exception:

- The PLL Input Frequency (FPLLI) must be in the range of 8 MHz to 64 MHz
- The PFD Input Frequency (FPFD) must be in the range of 8 MHz to (FVCO/16) MHz

The VCO Output Frequency (Fvco) must be in the range of 400 MHz to 1600 MHz



#### FIGURE 9-3: PLL AND VCO DETAIL

Equation 9-1 provides the relationship between the PLL Input Frequency (FPLLI) and VCO Output Frequency (FVCO).

#### EQUATION 9-1: Fvco CALCULATION

$$FVCO = FPLLI \times \left(\frac{M}{N!}\right) = FPLLI \times \left(\frac{PLLFBDIV[7:0]}{PLLPRE[3:0]}\right)$$

Equation 9-2 provides the relationship between the PLL Input Frequency (FPLLI) and PLL Output Frequency (FPLLO).

#### EQUATION 9-2: FPLLO CALCULATION

 $FPLLO = FPLLI \times \left(\frac{M}{N1 \times N2 \times N3}\right) = FPLLI \times \left(\frac{PLLFBDIV[7:0]}{PLLPRE[3:0] \times POST1DIV[2:0] \times POST2DIV[2:0]}\right)$ 

Where:

M = PLLFBDIV[7:0] N1 = PLLPRE[3:0] N2 = POST1DIV[2:0] N3 = POST2DIV[2:0]

**Note:** The PLL Phase Detector Input Divider Select (PLLPREx) bits and the PLL Feedback Divider (PLLFBDIVx) bits should not be changed when operating in PLL mode. Therefore, the user must start in either a non-PLL mode or clock switch to a non-PLL mode (e.g., internal FRC Oscillator) to make any necessary changes and then clock switch to the desired PLL mode.

It is not permitted to directly clock switch from one PLL clock source to a different PLL clock source. The user would need to transition between PLL clock sources with a clock switch to a non-PLL clock source.

Example 9-1 illustrates code for using the PLL (50 MIPS) with the Primary Oscillator.

#### EXAMPLE 9-1: CODE EXAMPLE FOR USING PLL (50 MIPS) WITH PRIMARY OSCILLATOR (POSC)

```
//code example for 50 MIPS system clock using POSC with 10 MHz external crystal
// Select Internal FRC at POR
_FOSCSEL(FNOSC_FRC & IESO_OFF);
// Enable Clock Switching and Configure POSC in XT mode
FOSC (FCKSM CSECMD & POSCMD XT);
int main()
{
   // Configure PLL prescaler, both PLL postscalers, and PLL feedback divider
   CLKDIVbits.PLLPRE = 1; // N1=1
   PLLFBDbits.PLLFBDIV = 100;
                                //M = 100
   PLLDIVbits.POST1DIV = 5;
                                // N2=5
                                // N3=1
   PLLDIVbits.POST2DIV = 1;
   // Initiate Clock Switch to Primary Oscillator with PLL (NOSC=0b011)
    builtin write OSCCONH(0x03);
    builtin write OSCCONL(OSCCON | 0x01);
   // Wait for Clock switch to occur
   while (OSCCONbits.OSWEN!= 0);
   // Wait for PLL to lock
   while (OSCCONbits.LOCK!= 1);
```

Example 9-2 illustrates code for using the PLL with an 8 MHz internal FRC.

#### EXAMPLE 9-2: CODE EXAMPLE FOR USING PLL (50 MIPS) WITH 8 MHz INTERNAL FRC

```
//code example for 50 MIPS system clock using 8MHz FRC
// Select Internal FRC at POR
FOSCSEL(FNOSC FRC & IESO OFF);
// Enable Clock Switching
FOSC (FCKSM CSECMD);
int main()
{
   // Configure PLL prescaler, both PLL postscalers, and PLL feedback divider
   CLKDIVbits.PLLPRE = 1; // N1=1
                                // M = 125
   PLLFBDbits.PLLFBDIV = 125;
   PLLPBUDICS.PDZ = 5;
                                // N2=5
   PLLDIVbits.POST2DIV = 1;
                                // N3=1
   // Initiate Clock Switch to FRC with PLL (NOSC=0b001)
    _builtin_write_OSCCONH(0x01);
   __builtin_write_OSCCONL(OSCCON | 0x01);
   // Wait for Clock switch to occur
   while (OSCCONbits.OSWEN!= 0);
   // Wait for PLL to lock
   while (OSCCONbits.LOCK!= 1);
```

#### 9.2 Auxiliary PLL

The dsPIC33CK64MP105 device family implements an Auxiliary PLL (APLL) module, which is used to generate various peripheral clock sources independent of the system clock. Figure 9-4 shows a block diagram of the APLL module.

For APLL operation, the following requirements must be met at all times without exception:

- The APLL Input Frequency (AFPLLI) must be in the range of 8 MHz to 64 MHz
- The APFD Input Frequency (AFPFD) must be in the range of 8 MHz to (AFVCO/16) MHz
- The AVCO Output Frequency (AFvco) must be in the range of 400 MHz to 1600 MHz



#### FIGURE 9-4: APLL AND VCO DETAIL

Equation 9-3 provides the relationship between the APLL Input Frequency (AFPLLI) and the AVCO Output Frequency (AFvCO).

#### EQUATION 9-3: AFvco CALCULATION

 $AFVCO = AFPLLI \times \left(\frac{M}{N1}\right) = AFPLLI \times \left(\frac{APLLFBDIV[7:0]}{APLLPRE[3:0]}\right)$ 

Equation 9-4 provides the relationship between the APLL Input Frequency (AFPLLI) and APLL Output Frequency (AFPLLO).

#### EQUATION 9-4: AFPLLO CALCULATION

$$AFPLLO = AFPLLI \times \left(\frac{M}{N1 \times N2 \times N3}\right) = AFPLLI \times \left(\frac{APLLFBDIV[7:0]}{APLLPRE[3:0] \times APOSTIDIV[2:0] \times APOST2DIV[2:0]}\right)$$

Where:

$$\begin{split} M &= APLLFBDIV[7:0]\\ N1 &= APLLPRE[3:0]\\ N2 &= APOST1DIV[2:0]\\ N3 &= APOST2DIV[2:0] \end{split}$$

## EXAMPLE 9-3: CODE EXAMPLE FOR USING AUXILIARY PLL WITH THE INTERNAL FRC OSCILLATOR

```
//code example for AFVCO = 1 GHz and AFPLLO = 500 MHz using 8 MHz internal FRC
// Configure the source clock for the APLL
ACLKCON1bits.FRCSEL = 1; // Select internal FRC as the clock source
// Configure the APLL prescaler, APLL feedback divider, and both APLL postscalers.
ACLKCON1bits.APLLPRE = 1; // N1 = 1
APLLFBD1bits.APLLFBDIV = 125; // M = 125
APLLDIV1bits.APOST1DIV = 2; // N2 = 2
APLLDIV1bits.APOST2DIV = 1; // N3 = 1
// Enable APLL
ACLKCON1bits.APLLEN = 1;
```

Note: Even with the APLLEN bit set, another peripheral must generate a clock request before the APLL will start.

### 9.3 CPU Clocking

The dsPIC33CK64MP105 devices can be configured to use any of the following clock configurations:

- Primary Oscillator (POSC) on the OSCI and OSCO pins
- Internal Fast RC Oscillator (FRC) with optional clock divider
- Internal Low-Power RC Oscillator (LPRC)
- Primary Oscillator with PLL (ECPLL, HSPLL, XTPLL)
- Internal Fast RC Oscillator with PLL (FRCPLL)
- Backup Internal Fast RC Oscillator (BFRC)

The system clock source is divided by two to produce the internal instruction cycle clock. In this document, the instruction cycle clock is denoted by FCY. The timing diagram in Figure 9-5 illustrates the relationship between the system clock (FOSC), the instruction cycle clock (FCY) and the Program Counter (PC).

The internal instruction cycle clock (FCY) can be output on the OSCO I/O pin if the Primary Oscillator mode (POSCMD[1:0]) is not configured as HS/XT. For more information, see Section 9.0 "Oscillator with High-Frequency PLL".

#### FIGURE 9-5: CLOCK AND INSTRUCTION CYCLE TIMING



#### 9.4 Primary Oscillator (POSC)

The dsPIC33CK64MP105 family devices feature a Primary Oscillator (POSC) and it is available on the OSCI and OSCO pins. This connection enables an external crystal (or ceramic resonator) to provide the clock to the device. The Primary Oscillator provides three modes of operation:

- Medium Speed Oscillator (XT Mode): The XT mode is a Medium Gain, Medium Frequency mode used to work with crystal frequencies of 3.5 MHz to 10 MHz.
- High-Speed Oscillator (HS Mode): The HS mode is a High-Gain, High-Frequency mode used to work with crystal frequencies of 10 MHz to 32 MHz.
- External Clock Source Operation (EC Mode): If the on-chip oscillator is not used, the EC mode allows the internal oscillator to be bypassed. The device clocks are generated from an external source (0 MHz to up to 64 MHz) and input on the OSCI pin.

#### 9.5 Internal Fast RC (FRC) Oscillator

The dsPIC33CK64MP105 family devices contain one instance of the internal Fast RC (FRC) Oscillator and it provides a nominal 8 MHz clock without requiring an external crystal or ceramic resonator, which results in system cost savings for applications that do not require a precise clock reference.

The application software can tune the frequency of the oscillator using the FRC Oscillator Tuning bits (TUN[5:0]) in the FRC Oscillator Tuning register (OSCTUN[5:0]).

#### 9.6 Low-Power RC (LPRC) Oscillator

The dsPIC33CK64MP105 family devices contain one instance of the Low-Power RC (LPRC) Oscillator and it provides a nominal clock frequency of 32 kHz, and is the clock source for the Power-up Timer (PWRT), Watchdog Timer (WDT) and Fail-Safe Clock Monitor (FSCM) circuits in the clock subsystem.

The LPRC Oscillator is the clock source for the PWRT, WDT and FSCM. The LPRC Oscillator is enabled at power-on.

The LPRC Oscillator remains enabled under these conditions:

- · The FSCM is enabled
- · The WDT is enabled
- The LPRC Oscillator is selected as the system clock

If none of these conditions is true, the LPRC Oscillator shuts off after the PWRT expires. The LPRC Oscillator is shut off in Sleep mode.

#### 9.7 Backup Internal Fast RC (BFRC) Oscillator

The oscillator block provides a stable reference clock source for the Fail-Safe Clock Monitor (FSCM). When FSCM is enabled in the FCKSM[1:0] Configuration bits (FOSC[7:6]), it constantly monitors the main clock source against a reference signal from the 8 MHz Backup Internal Fast RC (BFRC) Oscillator. In case of a clock failure, the Fail-Safe Clock Monitor switches the clock to the BFRC Oscillator, allowing for continued low-speed operation or a safe application shutdown.

#### 9.8 Reference Clock Output

In addition to the CLKO output (Fosc/2), the dsPIC33CK64MP105 family devices can be configured to provide a reference clock output signal to a port pin. This feature is available in all oscillator configurations and allows the user to select a greater range of clock sub-multiples to drive external devices in the application.





This reference clock output is controlled by the REFOCONL and REFOCONH registers. Setting the ROEN bit (REFOCONL[15]) makes the clock signal available on the REFCLKO pin. The RODIV[14:0] bits (REFOCONH[14:0]) and ROTRIM[8:0] bits (REFOTRIM[15:7]) enable the selection of different clock divider options. The formula for determining the final frequency output is shown in Equation 9-5. The ROSWEN bit (REFOCONL[9]) indicates that the clock divider has been successfully switched. In order to switch the REFCLKO divider, the user should ensure that this bit reads as '0'. Write the updated values to the RODIV[14:0] or ROTRIM[8:0] bits, set the ROSWEN bit and then wait until it is cleared before assuming that the REFCLKO clock is valid.

#### EQUATION 9-5: CALCULATING FREQUENCY OUTPUT

| $F_{REFOUT} = \frac{F_{REFIN}}{2 \cdot (RODIV[14:0] + ROTRIM[8:0]/5)}$  | 2)     |
|---|--------|
| Where: <i>FREFOUT</i> = Output Frequency<br><i>FREFIN</i> = Input Frequency<br>When <i>RODIV</i> [14:0] = 0, the output clo<br>the same as the input clock. | ock is |

The ROSEL[3:0] bits (REFOCONL[3:0]) determine which clock source is used for the reference clock output. The ROSLP bit (REFOCONL[11]) determines if the reference source is available on REFCLKO when the device is in Sleep mode.

CLKO is enabled by Configuration bit, OSCIOFCN, and

is independent of the REFCLKO reference clock.

REFCLKO is mappable to any I/O pin that has mapped

output capability. Refer to Table 8-7 for more information.

The Reference Clock Output module block diagram is

shown in Figure 9-6.

To use the reference clock output in Sleep mode, both the ROSLP bit must be set and the clock selected by the ROSEL[3:0] bits must be enabled for operation during Sleep mode, if possible. Clearing the ROSEL[3:0] bits allows the reference output frequency to change, as the system clock changes, during any clock switches. The ROOUT bit enables/disables the reference clock output on the REFCLKO pin.

The ROACTIV bit (REFOCONL[8]) indicates that the module is active; it can be cleared by disabling the module (setting ROEN to '0'). The user must not change the reference clock source, or adjust the divider when the ROACTIV bit indicates that the module is active. To avoid glitches, the user should not disable the module until the ROACTIV bit is '1'.

#### 9.9 Oscillator Configuration

The oscillator system has both Configuration registers and SFRs to configure, control and monitor the system. The FOSCSEL and FOSC Configuration registers (Register 28-4 and Register 28-5, respectively) are used for initial setup. Table 9-1 lists the configuration settings that select the device's oscillator source and operating mode at a Power-on Reset (POR).

| TABLE 9-1: | CONFIGURATION BIT VALUES FOR CLOCK SELECTION |
|------------|--|
|------------|--|

| Oscillator<br>Source | Oscillator Mode                               | FNOSC[2:0]<br>Value | POSCMD[1:0]<br>Value |
|----------------------|---|---------------------|----------------------|
| S0                   | Fast RC Oscillator (FRC)                      | 000                 | XX                   |
| S1                   | Fast RC Oscillator with PLL (FRCPLL)          | 001                 | XX                   |
| S2                   | Primary Oscillator (EC)                       | 010                 | 00                   |
| S2                   | Primary Oscillator (XT)                       | 010                 | 01                   |
| S2                   | Primary Oscillator (HS)                       | 010                 | 10                   |
| S3                   | Primary Oscillator with PLL (ECPLL)           | 011                 | 00                   |
| S3                   | Primary Oscillator with PLL (XTPLL)           | 011                 | 01                   |
| S3                   | Primary Oscillator with PLL (HSPLL)           | 011                 | 10                   |
| S4                   | Reserved                                      | 100                 | XX                   |
| S5                   | Low-Power RC Oscillator (LPRC)                | 101                 | XX                   |
| S6                   | Backup FRC (BFRC)                             | 110                 | XX                   |
| S7                   | Fast RC Oscillator with ÷ N Divider (FRCDIVN) | 111                 | XX                   |

#### 9.10 OSCCON Unlock Sequence

The OSCCON register is protected against unintended writes through a lock mechanism. The upper and lower bytes of OSCCON have their own unlock sequence, and both must be used when writing to both bytes of the register. Before OSCCON can be written to, the following unlock sequence must be used:

1. Execute the unlock sequence for the OSCCON high byte.

In two back-to-back instructions:

- Write 0x78 to OSCCON[15:8]
- Write 0x9A to OSCCON[15:8]
- In the instruction immediately following the unlock sequence, the OSCCON[15:8] bits can be modified.

3. Execute the unlock sequence for the OSCCON low byte.

In two back-to-back instructions:

- Write 0x46 to OSCCON[7:0]
- Write 0x57 to OSCCON[7:0]
- In the instruction immediately following the unlock sequence, the OSCCON[7:0] bits can be modified.

Note: MPLAB<sup>®</sup> XC16 provides a built-in C language function, including the unlocking sequence to modify high and low bytes in the OSCCON register: \_\_builtin\_write\_OSCCONH(value) builtin write OSCCONL(value)

#### 9.11 Oscillator Control Registers

#### REGISTER 9-1: OSCCON: OSCILLATOR CONTROL REGISTER<sup>(1)</sup>

| REGISTER   | 9-1: OSC  | CON: OSCILL                            | ATOR CON        | TROL REGIS        | TER <sup>(1)</sup>   |                      |                      |  |  |  |
|--|---|--|-----------------|-------------------|----------------------|----------------------|----------------------|--|--|--|
| U-0  | R-0   | R-0                                    | R-0             | U-0               | R/W-y                | R/W-y                | R/W-y                |  |  |  |
| —  | COSC2   | COSC1                                  | COSC0           |                   | NOSC2 <sup>(2)</sup> | NOSC1 <sup>(2)</sup> | NOSC0 <sup>(2)</sup> |  |  |  |
| bit 15   |   |  |                 |                   |                      |                      | bit 8                |  |  |  |
| R/W-0  | U-0   | R-0                                    | U-0             | R/W-0             | U-0                  | U-0                  | R/W-0                |  |  |  |
| CLKLOCK  | _   | LOCK                                   |                 | CF <sup>(3)</sup> | _                    | _                    | OSWEN                |  |  |  |
| bit 7  |   |  |                 | 0.                |                      |                      | bit C                |  |  |  |
| d.   |   |  |                 | tion bits on DO   |                      |                      |                      |  |  |  |
| Legend:  |   | •                                      | •               | ation bits on PO  |                      | 1 (0)                |                      |  |  |  |
| R = Readable bit     W = Writable bit     U = Unimplemented bit, read as '0' |   |  |                 |                   |                      |                      |                      |  |  |  |
| -n = Value at  | POR   | '1' = Bit is set                       |                 | '0' = Bit is clea | ared                 | x = Bit is unkn      | IOWN                 |  |  |  |
| bit 15   | Unimpleme   | nted: Read as '0                       | 3               |                   |                      |                      |                      |  |  |  |
| bit 14-12  | -   | Current Oscillato                      |                 | ts (read-onlv)    |                      |                      |                      |  |  |  |
|  |   | RC Oscillator (FF                      |                 |                   | /NI)                 |                      |                      |  |  |  |
|  |   | ip FRC (BFRC)                          |                 |                   | (1)                  |                      |                      |  |  |  |
|  |   | Power RC Oscilla                       | tor (LDDC)      |                   |                      |                      |                      |  |  |  |
|  |   |  | · /             |                   |                      |                      |                      |  |  |  |
|  |   | ved – default to                       |                 |                   |                      | `                    |                      |  |  |  |
|  |   | ry Oscillator (XT                      |                 | PLL (XIPLL, F     | 15PLL, ECPLL         | .)                   |                      |  |  |  |
|  |   | ry Oscillator (XT                      |                 |                   |                      |                      |                      |  |  |  |
|  |   | RC Oscillator (FF<br>RC Oscillator (FF | , ,             | FRCPLL)           |                      |                      |                      |  |  |  |
| bit 11   |   | nted: Read as '0                       |                 |                   |                      |                      |                      |  |  |  |
| bit 10-8   | NOSC[2:0]:  | New Oscillator S                       | Selection bits  | 2)                |                      |                      |                      |  |  |  |
|  |   | RC Oscillator (FF                      |                 |                   | /NI)                 |                      |                      |  |  |  |
|  |   |  |                 |                   | (1)                  |                      |                      |  |  |  |
|  | 110 = Backup FRC (BFRC)   |  |                 |                   |                      |                      |                      |  |  |  |
|  | 101 = Low-Power RC Oscillator (LPRC)<br>100 = Reserved – default to FRC |  |                 |                   |                      |                      |                      |  |  |  |
|  |   |  |                 |                   |                      | <b>`</b>             |                      |  |  |  |
|  |   | ry Oscillator (XT                      |                 | FLL (AIFLL, F     | ISFLL, EGFLL         | .)                   |                      |  |  |  |
|  |   | ry Oscillator (XT                      |                 |                   |                      |                      |                      |  |  |  |
|  |   | RC Oscillator (FF                      |                 | FRCPLL)           |                      |                      |                      |  |  |  |
|  |   | RC Oscillator (FF                      |                 |                   |                      |                      |                      |  |  |  |
| bit 7  | -   | Clock Lock Enat                        |                 |                   | la -la -la :f /F     |                      |                      |  |  |  |
|  | -   | SM0 = 1), then c                       |                 | configurations a  | are locked; if (F    | -CKSIMU = 0), t      | nen clock and        |  |  |  |
|  |   | figurations may                        |                 |                   |                      |                      |                      |  |  |  |
| <b>L</b> H 0   |   | nd PLL selection                       |                 | ed, configuratio  | ns may be moo        | dified               |                      |  |  |  |
| bit 6  | -   | nted: Read as '0                       |                 |                   |                      |                      |                      |  |  |  |
| bit 5  |   | Lock Status bit (                      | • •             |                   |                      |                      |                      |  |  |  |
|  |   | s that PLL is in lo                    |                 | •                 |                      |                      |                      |  |  |  |
|  | 0 = Indicate  | s that PLL is out                      | of lock, start- | up timer is in pr | ogress or PLL        | is disabled          |                      |  |  |  |
| bit 4  | Unimpleme   | nted: Read as '0                       | 3               |                   |                      |                      |                      |  |  |  |
|  |   |  |                 |                   |                      |                      |                      |  |  |  |

- Note 1: Writes to this register require an unlock sequence (see Section 9.10 "OSCCON Unlock Sequence").
  - 2: Direct clock switches between any Primary Oscillator mode with PLL and FRCPLL mode are not permitted. This applies to clock switches in either direction. In these instances, the application must switch to FRC mode as a transitional clock source between the two PLL modes.
  - **3:** This bit should only be cleared in software. Setting the bit in software (= 1) will have the same effect as an actual oscillator failure and will trigger an oscillator failure trap.

## **REGISTER 9-1:** OSCCON: OSCILLATOR CONTROL REGISTER<sup>(1)</sup> (CONTINUED)

- bit 3 **CF:** Clock Fail Detect bit<sup>(3)</sup>
  - 1 = FSCM has detected a clock failure
  - 0 = FSCM has not detected a clock failure
- bit 2-1 Unimplemented: Read as '0'
- bit 0 OSWEN: Oscillator Switch Enable bit
  - 1 = Requests oscillator switch to the selection specified by the NOSC[2:0] bits
  - 0 = Oscillator switch is complete
- Note 1: Writes to this register require an unlock sequence (see Section 9.10 "OSCCON Unlock Sequence").
  - 2: Direct clock switches between any Primary Oscillator mode with PLL and FRCPLL mode are not permitted. This applies to clock switches in either direction. In these instances, the application must switch to FRC mode as a transitional clock source between the two PLL modes.
  - **3:** This bit should only be cleared in software. Setting the bit in software (= 1) will have the same effect as an actual oscillator failure and will trigger an oscillator failure trap.

| R/W-0        | R/W-0                               | R/W-1                        | R/W-1                | R/W-0                     | R/W-0                  | R/W-0                  | R/W-0                  |
|--------------|-------------------------------------|------------------------------|----------------------|---------------------------|------------------------|------------------------|------------------------|
| ROI          | DOZE2 <sup>(1)</sup>                | DOZE1 <sup>(1)</sup>         | DOZE0 <sup>(1)</sup> | DOZEN <sup>(2,3)</sup>    | FRCDIV2                | FRCDIV1                | FRCDIV0                |
| bit 15       |                                     |                              |                      |                           |                        |                        | bit 8                  |
|              |                                     |                              |                      |                           |                        |                        |                        |
| U-0          | U-0                                 | r-0                          | r-0                  | R/W-0                     | R/W-0                  | R/W-0                  | R/W-1                  |
|              | —                                   | —                            |                      | PLLPRE3 <sup>(4)</sup>    | PLLPRE2 <sup>(4)</sup> | PLLPRE1 <sup>(4)</sup> | PLLPRE0 <sup>(4)</sup> |
| bit 7        |                                     |                              |                      |                           |                        |                        | bit (                  |
| Legend:      |                                     | r = Reserved                 | bit                  |                           |                        |                        |                        |
| R = Readab   | le bit                              | W = Writable                 |                      | U = Unimplem              | nented bit, read       | d as '0'               |                        |
| -n = Value a |                                     | '1' = Bit is set             |                      | '0' = Bit is clea         |                        | x = Bit is unkr        | iown                   |
|              |                                     |                              |                      |                           |                        |                        | -                      |
| bit 15       | ROI: Recover                        | on Interrupt bi              | t                    |                           |                        |                        |                        |
|              |                                     |                              |                      | he processor clo          | ock, and the pe        | ripheral clock ra      | tio is set to 1:       |
|              |                                     | have no effect               |                      |                           |                        |                        |                        |
| bit 14-12    | DOZE[2:0]: P                        | rocessor Clock               | Reduction Se         | elect bits <sup>(1)</sup> |                        |                        |                        |
|              | 111 <b>= Fp divi</b>                |                              |                      |                           |                        |                        |                        |
|              | 110 <b>= Fp divi</b>                |                              |                      |                           |                        |                        |                        |
|              | 101 <b>= Fp divid</b>               | •                            |                      |                           |                        |                        |                        |
|              | 100 = FP divid                      | ded by 16<br>ded by 8 (defau | ul+)                 |                           |                        |                        |                        |
|              | 010 = FP divid                      |                              | iit)                 |                           |                        |                        |                        |
|              | 001 = FP divid                      |                              |                      |                           |                        |                        |                        |
|              | 000 <b>= Fp divi</b>                |                              |                      |                           |                        |                        |                        |
| bit 11       | DOZEN: Doze                         | e Mode Enable                | bit <sup>(2,3)</sup> |                           |                        |                        |                        |
|              | 1 = DOZE[2:0                        | ] field specifies            | the ratio betw       | een the periphe           | eral clocks and        | I the processor        | clocks                 |
|              |                                     |                              |                      | atio is forced to         |                        |                        |                        |
| bit 10-8     | FRCDIV[2:0]:                        | Internal Fast F              | RC Oscillator F      | Postscaler bits           |                        |                        |                        |
|              | 111 <b>= FRC di</b>                 | vided by 256                 |                      |                           |                        |                        |                        |
|              | 110 <b>= FRC di</b>                 |                              |                      |                           |                        |                        |                        |
|              | 101 = FRC divided by 32             |                              |                      |                           |                        |                        |                        |
|              | 100 <b>= FRC di</b>                 |                              |                      |                           |                        |                        |                        |
|              | 011 = FRC di<br>010 = FRC di        |                              |                      |                           |                        |                        |                        |
|              | 001 = FRC di                        |                              |                      |                           |                        |                        |                        |
|              |                                     | vided by 1 (def              | ault)                |                           |                        |                        |                        |
| bit 7-6      |                                     | ted: Read as '               | -                    |                           |                        |                        |                        |
| bit 5-4      | Reserved: Re                        | ead as '0'                   |                      |                           |                        |                        |                        |
|              | he DOZE[2:0] bi<br>OZE[2:0] are igr |                              | written to wher      | n the DOZEN b             | it is clear. If DC     | DZEN = 1, any          | writes to              |
| <b>2:</b> T  | his bit is cleared                  | when the ROI                 | bit is set and a     | an interrupt occ          | urs.                   |                        |                        |
| <b>3</b> : ⊺ | he DOZEN bit ca                     | annot be set if [            | OOZE[2:0] = 00       | 00. If DOZE[2:0           | ] = 000, any at        | tempt by user s        | oftware to se          |

#### REGISTER 9-2: CLKDIV: CLOCK DIVIDER REGISTER

- 3: The DOZEN bit cannot be set if DOZE[2:0] = 000. If DOZE[2:0] = 000, any attempt by user software to set the DOZEN bit is ignored.
- 4: PLLPRE[3:0] may be updated while the PLL is operating, but the VCO may overshoot.

#### REGISTER 9-2: CLKDIV: CLOCK DIVIDER REGISTER (CONTINUED)

- bit 3-0 **PLLPRE[3:0]:** PLL Phase Detector Input Divider Select bits (also denoted as 'N1', PLL prescaler)<sup>(4)</sup> 11111 = Reserved
  - 1001 = Reserved 1000 = Input divided by 8 0111 = Input divided by 7 0110 = Input divided by 6 0101 = Input divided by 5
  - 0100 =Input divided by 4
  - 0011 = Input divided by 3
  - 0010 =Input divided by 2
  - 0001 = Input divided by 1 (power-on default selection)
  - 0000 = Reserved
- **Note 1:** The DOZE[2:0] bits can only be written to when the DOZEN bit is clear. If DOZEN = 1, any writes to DOZE[2:0] are ignored.
  - 2: This bit is cleared when the ROI bit is set and an interrupt occurs.
  - **3:** The DOZEN bit cannot be set if DOZE[2:0] = 000. If DOZE[2:0] = 000, any attempt by user software to set the DOZEN bit is ignored.
  - 4: PLLPRE[3:0] may be updated while the PLL is operating, but the VCO may overshoot.

| U-0                               | U-0                                    | U-0                       | U-0                                | r-0               | r-0             | r-0                | r-0   |  |  |
|-----------------------------------|--|---------------------------|------------------------------------|-------------------|-----------------|--------------------|-------|--|--|
| _                                 | _                                      | _                         | _                                  | _                 | _               | _                  | _     |  |  |
| bit 15                            |  |                           |                                    |                   |                 |                    | bit 8 |  |  |
|                                   |  |                           |                                    |                   |                 |                    |       |  |  |
| R/W-1                             | R/W-0                                  | R/W-0                     | R/W-1                              | R/W-0             | R/W-1           | R/W-1              | R/W-0 |  |  |
|                                   |  |                           | PLLFB                              | DIV[7:0]          |                 |                    |       |  |  |
| bit 7                             |  |                           |                                    |                   |                 |                    | bit 0 |  |  |
| Legend:                           |  | r = Reserved              | bit                                |                   |                 |                    |       |  |  |
| R = Readable bit W = Writable bit |  | bit                       | U = Unimplemented bit, read as '0' |                   |                 |                    |       |  |  |
| -n = Value at POR                 |  | '1' = Bit is set          |                                    | '0' = Bit is clea |                 | x = Bit is unknown |       |  |  |
|                                   |  |                           |                                    |                   |                 |                    |       |  |  |
| bit 15-12                         | Unimplemer                             | nted: Read as '           | )'                                 |                   |                 |                    |       |  |  |
| bit 11-8                          | Reserved: N                            | laintain as '0'           |                                    |                   |                 |                    |       |  |  |
| bit 7-0                           | PLLFBDIV[7                             | :0]: PLL Feedba           | ack Divider bit                    | s (also denoted   | l as 'M', PLL m | ultiplier)         |       |  |  |
|                                   | 11111111 =                             | Reserved                  |                                    |                   |                 |                    |       |  |  |
|                                   | ···<br>11001000 =                      | 200 Maximum <sup>(</sup>  | 1)                                 |                   |                 |                    |       |  |  |
|                                   |  |                           |                                    |                   |                 |                    |       |  |  |
|                                   | 10010110 =                             | 150 (default)             |                                    |                   |                 |                    |       |  |  |
|                                   | <br>00010000 =                         | 16 Minimum <sup>(1)</sup> |                                    |                   |                 |                    |       |  |  |
|                                   | 00000010 =<br>00000001 =<br>00000000 = | Reserved                  |                                    |                   |                 |                    |       |  |  |

#### REGISTER 9-3: PLLFBD: PLL FEEDBACK DIVIDER REGISTER

**Note 1:** The allowed range is 16-200 (decimal). The rest of the values are reserved and should be avoided. The power on the default feedback divider is 150 (decimal) with an 8 MHz FRC input clock. The VCO frequency is 1.2 GHz.

#### REGISTER 9-4: OSCTUN: FRC OSCILLATOR TUNING REGISTER

| U-0          | U-0   | U-0  | U-0           | U-0               | U-0              | U-0             | U-0   |  |  |  |
|--------------|---|--|---------------|-------------------|------------------|-----------------|-------|--|--|--|
| _            | —   | _  | —             | —                 | _                | —               | —     |  |  |  |
| bit 15       | ·   |  |               |                   |                  |                 | bit 8 |  |  |  |
|              |   |  |               |                   |                  |                 |       |  |  |  |
| U-0          | U-0   | R/W-0  | R/W-0         | R/W-0             | R/W-0            | R/W-0           | R/W-0 |  |  |  |
|              | —   |  |               | TUN               | [5:0]            |                 |       |  |  |  |
| bit 7        |   |  |               |                   |                  |                 | bit 0 |  |  |  |
|              |   |  |               |                   |                  |                 |       |  |  |  |
| Legend:      |   |  |               |                   |                  |                 |       |  |  |  |
| R = Readab   | le bit  | W = Writable                                       | bit           | U = Unimplem      | nented bit, read | l as '0'        |       |  |  |  |
| -n = Value a | It POR  | '1' = Bit is set                                   |               | '0' = Bit is clea | ared             | x = Bit is unkr | iown  |  |  |  |
|              |   |  |               |                   |                  |                 |       |  |  |  |
| bit 15-6     | Unimplemen  | ted: Read as '                                     | כ'            |                   |                  |                 |       |  |  |  |
| bit 5-0      | TUN[5:0]: FR  | C Oscillator Tu                                    | ining bits    |                   |                  |                 |       |  |  |  |
|              | 011111 = Maximum frequency deviation of +1.45%<br>011110 = Center frequency + 1.40% |  |               |                   |                  |                 |       |  |  |  |
|              | 000000 <b>= Ce</b>  | nter frequency<br>nter frequency<br>nter frequency | (8.00 MHz nor | ninal)            |                  |                 |       |  |  |  |
|              | <br>100001 = Center frequency – 1.45%   |  |               |                   |                  |                 |       |  |  |  |

100000 = Minimum frequency deviation of – 1.50%

#### REGISTER 9-5: PLLDIV: PLL OUTPUT DIVIDER REGISTER

| U-0                        | U-0                        | U-0                        | U-0 | U-0                        | R/W-0                      | R/W-0                      |
|----------------------------|----------------------------|----------------------------|-----|----------------------------|----------------------------|----------------------------|
|                            | —                          | —                          |     | —                          | VCODIV1                    | VCODIV0                    |
|                            |                            |                            |     |                            |                            | bit 8                      |
|                            |                            |                            |     |                            |                            |                            |
| R/W-1                      | R/W-0                      | R/W-0                      | U-0 | R/W-0                      | R/W-0                      | R/W-1                      |
| POST1DIV2 <sup>(1,2)</sup> | POST1DIV1 <sup>(1,2)</sup> | POST1DIV0 <sup>(1,2)</sup> |     | POST2DIV2 <sup>(1,2)</sup> | POST2DIV1 <sup>(1,2)</sup> | POST2DIV0 <sup>(1,2)</sup> |
|                            |                            |                            |     |                            |                            | bit 0                      |
|                            |                            |                            |     |                            |                            |                            |
|                            | —<br>R/W-1                 | <br>R/W-1 R/W-0            |     |                            |                            | VCODIV1                    |

| Legend:           |                  |                       |                    |
|-------------------|------------------|-----------------------|--------------------|
| R = Readable bit  | W = Writable bit | U = Unimplemented bit | t, read as '0'     |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared  | x = Bit is unknown |

#### bit 15-10 Unimplemented: Read as '0'

- bit 9-8 VCODIV[1:0]: PLL VCO Output Divider Select bits
  - 11 **= Fvco**
  - 10 = Fvco/2
  - 01 = Fvco/3
  - 00 = Fvco/4

#### bit 7 Unimplemented: Read as '0'

- bit 6-4 **POST1DIV[2:0]:** PLL Output Divider #1 Ratio bits<sup>(1,2)</sup> POST1DIV[2:0] can have a valid value, from 1 to 7 (POST1DIVx value should be greater than or equal to the POST2DIVx value). The POST1DIVx divider is designed to operate at higher clock rates than the POST2DIVx divider.
- bit 3 Unimplemented: Read as '0'
- bit 2-0 **POST2DIV[2:0]:** PLL Output Divider #2 Ratio bits<sup>(1,2)</sup>

POST2DIV[2:0] can have a valid value, from 1 to 7 (POST2DIVx value should be less than or equal to the POST1DIVx value). The POST1DIVx divider is designed to operate at higher clock rates than the POST2DIVx divider.

- Note 1: The POST1DIVx and POST2DIVx divider values must not be changed while the PLL is operating.
  - 2: The default values for POST1DIVx and POST2DIVx are 4 and 1, respectively, yielding a 150 MHz system source clock.

| R/W-0                 | R/W-0  | U-0               | U-0           | U-0                | U-0               | U-0             | R/W-0             |  |  |  |
|-----------------------|--|-------------------|---------------|--------------------|-------------------|-----------------|-------------------|--|--|--|
| APLLEN <sup>(1)</sup> | APLLCK   |                   | —             | _                  |                   |                 | FRCSEL            |  |  |  |
| bit 15                |  |                   |               |                    |                   |                 | bit               |  |  |  |
|                       |  |                   |               | <b>D</b> 1110      | <b>DAALO</b>      | <b>D</b> 444.0  |                   |  |  |  |
| U-0                   | U-0  | r-0               | r-0           | R/W-0              | R/W-0<br>APLLPRE2 | R/W-0           | R/W-1<br>APLLPRE0 |  |  |  |
| <br>oit 7             |  | _                 |               | APLLPRES           | APLLPREZ          | APLLPRET        | bit               |  |  |  |
|                       |  |                   |               |                    |                   |                 | DIL               |  |  |  |
| Legend:               |  | r = Reserved b    | it            |                    |                   |                 |                   |  |  |  |
| R = Readable          | bit  | W = Writable b    | pit           | U = Unimplem       | ented bit, read   | as '0'          |                   |  |  |  |
| n = Value at F        | POR  | '1' = Bit is set  |               | '0' = Bit is clea  | ared              | x = Bit is unkn | own               |  |  |  |
| ait 15                |  | vilian DLL Frak   |               | le et hit(1)       |                   |                 |                   |  |  |  |
| bit 15                |  | xiliary PLL Enat  |               | t-divider output ( | bypace disable    | ad)             |                   |  |  |  |
|                       |  |                   |               | it clock (bypass   |                   | <i>u)</i>       |                   |  |  |  |
| oit 14                |  | LL Phase-Lock     | •             |                    | ,                 |                 |                   |  |  |  |
|                       | 1 = Auxiliary PLL is in lock                           |                   |               |                    |                   |                 |                   |  |  |  |
|                       | 0 = Auxiliary  | PLL is not in lo  | ck            |                    |                   |                 |                   |  |  |  |
| bit 13-9              | Unimplemen   | ted: Read as '0   | ,             |                    |                   |                 |                   |  |  |  |
| bit 8                 | FRCSEL: FRC Clock Source Select bit                    |                   |               |                    |                   |                 |                   |  |  |  |
|                       |  | ne clock source   |               |                    |                   |                 |                   |  |  |  |
| oit 7-6               | -  | Oscillator is the |               | IOF APLL           |                   |                 |                   |  |  |  |
| bit 7-6<br>bit 5-4    | Reserved: M  | ted: Read as '0   |               |                    |                   |                 |                   |  |  |  |
|                       |  |                   | L Dhase Data  | stor Input Divide  | ar bita           |                 |                   |  |  |  |
| oit 3-0               | 1111 = Rese  |                   | L Phase Dele  | ector Input Divide |                   |                 |                   |  |  |  |
|                       | <br>1001 <b>= Rese</b>                                 | rved              |               |                    |                   |                 |                   |  |  |  |
|                       | 1000 = Input divided by 8                              |                   |               |                    |                   |                 |                   |  |  |  |
|                       | 0111 = Input divided by 7                              |                   |               |                    |                   |                 |                   |  |  |  |
|                       | 0110 = Input divided by 6<br>0101 = Input divided by 5 |                   |               |                    |                   |                 |                   |  |  |  |
|                       | 0100 = Input   |                   |               |                    |                   |                 |                   |  |  |  |
|                       | 0011 = Input   | divided by 3      |               |                    |                   |                 |                   |  |  |  |
|                       | 0010 = Input   | divided by 2      |               |                    |                   |                 |                   |  |  |  |
|                       | •  | •                 | war an defe   | ult a clastian)    |                   |                 |                   |  |  |  |
|                       | •  | divided by 1 (po  | ower-on defau | ult selection)     |                   |                 |                   |  |  |  |

Note 1: Even with the APLLEN bit set, another peripheral must generate a clock request before the APLL will start.

00000000 = Reserved

| U-0                   | U-0  | U-0                                | U-0   | r-0                  | r-0             | r-0                | r-0   |  |  |
|-----------------------|--|------------------------------------|-------|----------------------|-----------------|--------------------|-------|--|--|
| _                     | _  | _                                  | _     | _                    | _               | _                  | _     |  |  |
| bit 15                |  |                                    |       |                      |                 |                    | bit 8 |  |  |
| R/W-1                 | R/W-0  | R/W-0                              | R/W-1 | R/W-0                | R/W-1           | R/W-1              | R/W-0 |  |  |
|                       |  |                                    | APLLF | BDIV[7:0]            |                 |                    |       |  |  |
| bit 7                 |  |                                    |       |                      |                 |                    | bit ( |  |  |
| Legend:               |  | r = Reserved                       | bit   |                      |                 |                    |       |  |  |
| R = Readab            | ole bit  | W = Writable bit                   |       | U = Unimpleme        | ented bit, read | as '0'             |       |  |  |
| -n = Value a          | at POR   | '1' = Bit is set                   |       | '0' = Bit is cleared |                 | x = Bit is unknown |       |  |  |
| bit 15-12<br>bit 11-8 | Reserved:  | nted: Read as '<br>Maintain as '0' |       |                      |                 |                    |       |  |  |
| bit 7-0               | APLLFBDIV[7:0]: APLL Feedback Divider bits 11111111 = Reserved |                                    |       |                      |                 |                    |       |  |  |
|                       | <br>11001000 <b>= 200 maximum<sup>(1)</sup></b>                |                                    |       |                      |                 |                    |       |  |  |
|                       | <br>10010110 =   | = 150 (default)                    |       |                      |                 |                    |       |  |  |
|                       | <br>00010000 =   | = 16 minimum <sup>(1)</sup>        | )     |                      |                 |                    |       |  |  |
|                       | <br>00000010 =<br>00000001 =                                   |                                    |       |                      |                 |                    |       |  |  |

#### REGISTER 9-7: APLLFBD1: APLL FEEDBACK DIVIDER REGISTER

**Note 1:** The allowed range is 16-200 (decimal). The rest of the values are reserved and should be avoided. The power-on default feedback divider is 150 (decimal) with an 8 MHz FRC input clock; the VCO frequency is 1.2 GHz.

#### **REGISTER 9-8: APLLDIV1: APLL OUTPUT DIVIDER REGISTER**

| U-0    | U-0 | U-0 | U-0 | U-0 | U-0 | R/W-0        | R/W-0 |
|--------|-----|-----|-----|-----|-----|--------------|-------|
| _      | —   | —   | —   | —   | —   | AVCODIV[1:0] |       |
| bit 15 |     |     |     |     |     |              | bit 8 |
|        |     |     |     |     |     |              |       |
|        |     |     |     |     |     |              |       |

| U-0   | R/W-1                           | R/W-0 | R/W-0 | U-0 | R/W-0 | R/W-0        | R/W-1 |
|-------|---------------------------------|-------|-------|-----|-------|--------------|-------|
| _     | APOST1DIV[2:0] <sup>(1,2)</sup> |       |       | —   | AP    | OST2DIV[2:0] | (1,2) |
| bit 7 |                                 |       |       |     |       |              | bit 0 |

| Legend:           |                  |                            |                    |  |
|-------------------|------------------|----------------------------|--------------------|--|
| R = Readable bit  | W = Writable bit | U = Unimplemented bit, rea | id as '0'          |  |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared       | x = Bit is unknown |  |

#### bit 15-10 Unimplemented: Read as '0'

- bit 9-8 AVCODIV[1:0]: APLL VCO Output Divider Select bits
  - 11 = AFvco 10 = AFvco/2 01 = AFvco/300 = AFvco/4

#### bit 7 Unimplemented: Read as '0'

APOST1DIV[2:0]: APLL Output Divider #1 Ratio bits<sup>(1,2)</sup> bit 6-4

> APOST1DIV[2:0] can have a valid value, from 1 to 7 (the APOST1DIVx value should be greater than or equal to the APOST2DIVx value). The APOST1DIVx divider is designed to operate at higher clock rates than the APOST2DIVx divider.

- bit 3 Unimplemented: Read as '0'
- APOST2DIV[2:0]: APLL Output Divider #2 Ratio bits<sup>(1,2)</sup> bit 2-0

APOST2DIV[2:0] can have a valid value, from 1 to 7 (the APOST2DIVx value should be less than or equal to the APOST1DIVx value). The APOST1DIVx divider is designed to operate at higher clock rates than the APOST2DIVx divider.

- Note 1: The APOST1DIVx and APOST2DIVx values must not be changed while the PLL is operating.
  - 2: The default values for APOST1DIVx and APOST2DIVx are 4 and 1, respectively, yielding a 150 MHz system source clock.

| R/W-0         | U-0   | R/W-0                                     | R/W-0            | R/W-0             | U-0  | HC/R/W-0     | HSC/R-0 |  |  |  |
|---------------|---|---|------------------|-------------------|--|--------------|---------|--|--|--|
| ROEN          | —   | ROSIDL                                    | ROOUT            | ROSLP             | —  | ROSWEN       | ROACTIV |  |  |  |
| bit 15        |   |   |                  |                   |  |              | bit 8   |  |  |  |
|               |   |   |                  |                   |  |              |         |  |  |  |
| U-0           | U-0   | U-0                                       | U-0              | R/W-0             | R/W-0  | R/W-0        | R/W-0   |  |  |  |
|               |   | —   | _                | ROSEL3            | ROSEL2   | ROSEL1       | ROSEL0  |  |  |  |
| bit 7         |   |   |                  |                   |  |              | bit C   |  |  |  |
| Legend:       |   | HC = Hardware                             | e Clearable bit  | HSC = Hardw       | are Settable/C   | learable bit |         |  |  |  |
| R = Readable  | e bit   | W = Writable b                            | bit              | U = Unimplem      | nented bit, read   | d as '0'     |         |  |  |  |
| -n = Value at | POR   | '1' = Bit is set                          |                  | '0' = Bit is clea | plemented bit, read as '0'<br>cleared x = Bit is unknown |              |         |  |  |  |
|               |   |   |                  |                   |  |              |         |  |  |  |
| bit 15        | ROEN: Re  | ference Clock En                          | able bit         |                   |  |              |         |  |  |  |
|               |   | nce Oscillator is e                       |                  | REFCLKO pin       |  |              |         |  |  |  |
|               | 0 = Refere  | nce Oscillator is o                       | disabled         |                   |  |              |         |  |  |  |
| bit 14        | -   | ented: Read as '                          |                  |                   |  |              |         |  |  |  |
| bit 13        | ROSIDL: Reference Clock Stop in Idle bit  |   |                  |                   |  |              |         |  |  |  |
|               |   | nce Oscillator con<br>nce Oscillator is o |                  |                   |  |              |         |  |  |  |
| bit 12        |   |   |                  |                   |  |              |         |  |  |  |
| DIL 12        | <b>ROOUT:</b> Reference Clock Output Enable bit<br>1 = Reference clock external output is enabled and available on the REFCLKO pin                                  |   |                  |                   |  |              |         |  |  |  |
|               | <ul> <li>0 = Reference clock external output is disabled</li> </ul>   |   |                  |                   |  |              |         |  |  |  |
| bit 11        | <b>ROSLP:</b> Reference Clock Stop in Sleep bit   |   |                  |                   |  |              |         |  |  |  |
|               |   | nce Oscillator co                         | • •              |                   |  |              |         |  |  |  |
|               | 0 = Refere  | nce Oscillator is o                       | disabled in Slee | ep modes          |  |              |         |  |  |  |
| bit 10        | Unimplem  | ented: Read as '                          | 0'               |                   |  |              |         |  |  |  |
| bit 9         | ROSWEN: Reference Clock Output Enable bit   |   |                  |                   |  |              |         |  |  |  |
|               | 1 = Clock divider change (requested by changes to RODIVx) is requested or is in progress (set in  |   |                  |                   |  |              |         |  |  |  |
|               | software, cleared by hardware upon completion)  |   |                  |                   |  |              |         |  |  |  |
| bit 8         | 0 = Clock divider change has completed or is not pending  |   |                  |                   |  |              |         |  |  |  |
|               | <b>ROACTIV:</b> Reference Clock Status bit<br>1 = Reference clock is active; do not change clock source   |   |                  |                   |  |              |         |  |  |  |
|               | <ul> <li>Reference clock is active; do not change clock source</li> <li>Reference clock is stopped; clock source and configuration may be safely changed</li> </ul> |   |                  |                   |  |              |         |  |  |  |
| bit 7-4       | Unimplem  | ented: Read as '                          | 0'               |                   |  |              |         |  |  |  |
| bit 3-0       | -   |   |                  | ect bits          |  |              |         |  |  |  |
|               | ROSEL[3:0]: Reference Clock Source Select bits 1111 = Reserved  |   |                  |                   |  |              |         |  |  |  |
|               | = Reserved  |   |                  |                   |  |              |         |  |  |  |
|               | 1000 = Reserved   |   |                  |                   |  |              |         |  |  |  |
|               | 0111 = REFI pin<br>0110 = Fvco/4  |   |                  |                   |  |              |         |  |  |  |
|               | 0101 = BFRC   |   |                  |                   |  |              |         |  |  |  |
|               | 0100 <b>= LP</b>  |   |                  |                   |  |              |         |  |  |  |
|               | 0011 = FR   | RC  |                  |                   |  |              |         |  |  |  |
|               | 0010 = Primary Oscillator   |   |                  |                   |  |              |         |  |  |  |
|               |   |   | )                |                   |  |              |         |  |  |  |

#### REGISTER 9-9: REFOCONL: REFERENCE CLOCK CONTROL LOW REGISTER

#### REGISTER 9-10: REFOCONH: REFERENCE CLOCK CONTROL HIGH REGISTER

| U-0                                | R/W-0      | R/W-0                    | R/W-0                | R/W-0                              | R/W-0              | R/W-0  | R/W-0  |  |
|------------------------------------|------------|--------------------------|----------------------|------------------------------------|--------------------|--------|--------|--|
| _                                  |            |                          |                      | RODIV[14:8]                        |                    |        |        |  |
| bit 15                             |            |                          |                      |                                    |                    |        | bit 8  |  |
| R/W-0                              | R/W-0      | R/W-0                    | R/W-0                | R/W-0                              | R/W-0              | R/W-0  | R/W-0  |  |
| 10000                              | 10000      | 1000 0                   |                      | DIV[7:0]                           | 1000 0             | 1000 0 | 1000 0 |  |
|                                    |            |                          | KUI                  | נט. זן אוכ                         |                    |        |        |  |
| bit 7                              |            |                          |                      |                                    |                    |        | bit 0  |  |
|                                    |            |                          |                      |                                    |                    |        |        |  |
| Legend:                            |            |                          |                      |                                    |                    |        |        |  |
| R = Readab                         | le bit     | W = Writable bi          | t                    | U = Unimplemented bit, read as '0' |                    |        |        |  |
| -n = Value at POR '1' = Bit is set |            |                          | '0' = Bit is cleared |                                    | x = Bit is unknown |        |        |  |
|                                    |            |                          |                      |                                    |                    |        |        |  |
| bit 15                             | Unimpleme  | ented: Read as '0'       |                      |                                    |                    |        |        |  |
| bit 14-0                           | RODIV[14:0 | ]: Reference Cloc        | k Integer Di         | ivider Select bits                 |                    |        |        |  |
|                                    | -          | -<br>he selected input o | •                    |                                    |                    | le.    |        |  |

Divider for the selected input clock source is two times the selected value. 111 1111 1111 1111 = Base clock value divided by 65,534 (2 \* 7FFFh) 111 1111 1111 1110 = Base clock value divided by 65,532 (2 \* 7FFEh) 111 1111 1111 1101 = Base clock value divided by 65,530 (2 \* 7FFDh) ... 000 0000 0000 0010 = Base clock value divided by 4 (2 \* 2) 000 0000 0000 0001 = Base clock value divided by 2 (2 \* 1) 000 0000 0000 0000 = Base clock value

#### REGISTER 9-11: REFOTRIM: REFERENCE OSCILLATOR TRIM REGISTER

| R/W-0        | R/W-0   | R/W-0             | R/W-0  | R/W-0                | R/W-0           | R/W-0              | R/W-0         |  |  |
|--------------|---|-------------------|--|----------------------|-----------------|--------------------|---------------|--|--|
|              |   |                   | ROTI   | RIM[8:1]             |                 |                    |               |  |  |
| bit 15       |   |                   |  |                      |                 |                    | bit 8         |  |  |
|              |   |                   |  |                      |                 |                    |               |  |  |
| R/W-0        | U-0   | U-0               | U-0  | U-0                  | U-0             | U-0                | U-0           |  |  |
| ROTRIM0      |   | —                 | —  | —                    |                 | _                  | _             |  |  |
| bit 7        |   | •                 |  |                      |                 |                    | bit 0         |  |  |
|              |   |                   |  |                      |                 |                    |               |  |  |
| Legend:      |   |                   |  |                      |                 |                    |               |  |  |
| R = Readab   | ole bit   | W = Writable      | <i>N</i> = Writable bit U = Unimplemented bit, read as '0' |                      |                 |                    |               |  |  |
| -n = Value a | t POR   | '1' = Bit is set  |  | '0' = Bit is cleared |                 | x = Bit is unknown |               |  |  |
|              |   |                   |  |                      |                 |                    |               |  |  |
| bit 15-7     | ROTRIM[8:0  | 0]: REFO Trim bi  | its  |                      |                 |                    |               |  |  |
|              |   | rovide a fraction |  |                      |                 | 1/2 period of the  | e REFO clock. |  |  |
|              |   | = 0/512 (0.0 div  |  | -                    | • /             |                    |               |  |  |
|              |   | = 1/512 (0.0019   |  |                      |                 | ,                  |               |  |  |
|              | 000000010   | = 2/512 (0.0039   | 0625 divisor a   | added to the RC      | DIV[14:0] valu  | ie)                |               |  |  |
|              | • • •   |                   |  |                      |                 |                    |               |  |  |
|              | 100000000   | = 256/512 (0.50   | 00 divisor add   | ded to the RODI      | IV[14:0] value) |                    |               |  |  |
|              | •••   | = 510/512 (0.99   | 609375 divise  | or added to the l    |                 | alue)              |               |  |  |
|              | 111111110 = 510/512 (0.99609375 divisor added to the RODIV[14:0] value) |                   |  |                      |                 |                    |               |  |  |

111111111 = 511/512 (0.998046875 divisor added to the RODIV[14:0] value)

bit 6-0 Unimplemented: Read as '0'

© 2018-2019 Microchip Technology Inc.

NOTES:

### 10.0 DIRECT MEMORY ACCESS (DMA) CONTROLLER

Note 1: This data sheet summarizes the features of the dsPIC33CK64MP105 family of devices. It is not intended to be a comprehensive reference source. For more information, refer to "Direct Memory Access Controller (DMA)" (www.microchip.com/DS30009742) in the "dsPIC33/PIC24 Family Reference Manual".

The Direct Memory Access (DMA) Controller is designed to service high data throughput peripherals operating on the SFR bus, allowing them to access data memory directly and alleviating the need for CPU-intensive management. By allowing these data-intensive peripherals to share their own data path, the main data bus is also deloaded, resulting in additional power savings.

The DMA Controller functions both as a peripheral and a direct extension of the CPU. It is located on the microcontroller data bus, between the CPU and DMA-enabled peripherals, with direct access to SRAM. This partitions the SFR bus into two buses, allowing the DMA Controller access to the DMA-capable peripherals located on the new DMA SFR bus. The controller serves as a Master device on the DMA SFR bus, controlling data flow from DMA-capable peripherals. The controller also monitors CPU instruction processing directly, allowing it to be aware of when the CPU requires access to peripherals on the DMA bus and automatically relinquishing control to the CPU as needed. This increases the effective bandwidth for handling data without DMA operations, causing a processor Stall. This makes the controller essentially transparent to the user.

The DMA Controller has these features:

- Four Independently Programmable Channels
- Concurrent Operation with the CPU (no DMA caused Wait states)
- DMA Bus Arbitration
- · Five Programmable Address modes
- Four Programmable Transfer modes
- Four Flexible Internal Data Transfer modes
- Byte or Word Support for Data Transfer
- 16-Bit Source and Destination Address Register for each Channel, Dynamically Updated and Reloadable
- 16-Bit Transaction Count Register, Dynamically Updated and Reloadable
- · Upper and Lower Address Limit Registers
- Counter Half-Full Level Interrupt
- Software Triggered Transfer
- Null Write mode for Symmetric Buffer Operations
- A simplified block diagram of the DMA Controller is shown if Figure 10-1.

# dsPIC33CK64MP105 FAMILY




# 10.1 Summary of DMA Operations

The DMA Controller is capable of moving data between addresses according to a number of different parameters. Each of these parameters can be independently configured for any transaction. In addition, any or all of the DMA channels can independently perform a different transaction at the same time. Transactions are classified by these parameters:

- · Source and destination (SFRs and data RAM)
- Data size (byte or word)
- Trigger source
- Transfer mode (One-Shot, Repeated or Continuous)
- Addressing modes (Fixed Address or Address Blocks with or without Address Increment/Decrement)

In addition, the DMA Controller provides channel priority arbitration for all channels.

#### 10.1.1 SOURCE AND DESTINATION

Using the DMA Controller, data may be moved between any two addresses in the Data Space. The SFR space (0000h to 0FFFh) or the data RAM space (1000h to 2FFFh) can serve as either the source or the destination. Data can be moved between these areas in either direction or between addresses in either area. The four different combinations are shown in Figure 10-2.

If it is necessary to protect areas of data RAM, the DMA Controller allows the user to set upper and lower address boundaries for operations in the Data Space above the SFR space. The boundaries are set by the DMAH and DMAL Limit registers. If a DMA channel attempts an operation outside of the address boundaries, the transaction is terminated and an interrupt is generated.

# 10.1.2 DATA SIZE

The DMA Controller can handle both 8-bit and 16-bit transactions. Size is user-selectable using the SIZE bit (DMACHn[1]). By default, each channel is configured for word-size transactions. When byte-size transactions are chosen, the LSB of the source and/or destination address determines if the data represents the upper or lower byte of the data RAM location.

# 10.1.3 TRIGGER SOURCE

The DMA Controller can use 82 of the device's interrupt sources to initiate a transaction. The DMA trigger sources occur in reverse order from their natural interrupt priority and are shown in Table 10-1. Since the source and destination addresses for any transaction can be programmed independently of the trigger source, the DMA Controller can use any trigger to perform an operation on any peripheral. This also allows DMA channels to be cascaded to perform more complex transfer operations.

#### 10.1.4 TRANSFER MODE

The DMA Controller supports four types of data transfers, based on the volume of data to be moved for each trigger.

- One-Shot: A single transaction occurs for each trigger.
- Continuous: A series of back-to-back transactions occur for each trigger; the number of transactions is determined by the DMACNTn transaction counter.
- Repeated One-Shot: A single transaction is performed repeatedly, once per trigger, until the DMA channel is disabled.
- Repeated Continuous: A series of transactions are performed repeatedly, one cycle per trigger, until the DMA channel is disabled.

All transfer modes allow the option to have the source and destination addresses, and counter value, automatically reloaded after the completion of a transaction.

### 10.1.5 ADDRESSING MODES

The DMA Controller also supports transfers between single addresses or address ranges. The four basic options are:

- Fixed-to-Fixed: Between two constant addresses
- Fixed-to-Block: From a constant source address to a range of destination addresses
- Block-to-Fixed: From a range of source addresses to a single, constant destination address
- Block-to-Block: From a range of source addresses to a range of destination addresses

The option to select auto-increment or auto-decrement of source and/or destination addresses is available for Block Addressing modes.

# FIGURE 10-2: TYPES OF DMA DATA TRANSFERS



#### 10.1.6 CHANNEL PRIORITY

Each DMA channel functions independently of the others, but also competes with the others for access to the data and DMA buses. When access collisions occur, the DMA Controller arbitrates between the channels using a user-selectable priority scheme. Two schemes are available:

- Round Robin: When two or more channels collide, the lower numbered channel receives priority on the first collision. On subsequent collisions, the higher numbered channels each receive priority based on their channel number.
- Fixed: When two or more channels collide, the lowest numbered channel always receives priority, regardless of past history; however, any channel being actively processed is not available for an immediate retrigger. If a higher priority channel is continually requesting service, it will be scheduled for service after the next lower priority channel with a pending request.

# 10.2 Typical Setup

To set up a DMA channel for a basic data transfer:

- Enable the DMA Controller (DMAEN = 1) and select an appropriate channel priority scheme by setting or clearing PRSSEL.
- 2. Program DMAH and DMAL with appropriate upper and lower address boundaries for data RAM operations.
- Select the DMA channel to be used and disable its operation (CHEN = 0).
- 4. Program the appropriate source and destination addresses for the transaction into the channel's DMASRCn and DMADSTn registers.
- Program the DMACNTn register for the number of triggers per transfer (One-Shot or Continuous modes) or the number of words (bytes) to be transferred (Repeated modes).
- 6. Set or clear the SIZE bit to select the data size.
- 7. Program the TRMODE[1:0] bits to select the Data Transfer mode.
- 8. Program the SAMODE[1:0] and DAMODE[1:0] bits to select the addressing mode.
- 9. Enable the DMA channel by setting CHEN.
- 10. Enable the trigger source interrupt.

# 10.3 Peripheral Module Disable

The channels of the DMA Controller can be individually powered down using the Peripheral Module Disable (PMD) registers.

# 10.4 Registers

The DMA Controller uses a number of registers to control its operation. The number of registers depends on the number of channels implemented for a particular device.

There are always four module-level registers (one control and three buffer/address):

- DMACON: DMA Engine Control Register (Register 10-1)
- DMAH and DMAL: DMA High and Low Address Limit Registers
- DMABUF: DMA Transfer Data Buffer

Each of the DMA channels implements five registers (two control and three buffer/address):

- DMACHn: DMA Channel n Control Register (Register 10-2)
- DMAINTn: DMA Channel n Interrupt Register (Register 10-3)
- DMASRCn: DMA Data Source Address Pointer for Channel n Register
- DMADSTn: DMA Data Destination Source for Channel n Register
- DMACNTn: DMA Transaction Counter for Channel n Register

For dsPIC33CK64MP105 devices, there are a total of 34 registers.

| R/W-0           | U-0       | U-0              | U-0    | U-0                  | U-0              | U-0                | U-0    |
|-----------------|-----------|------------------|--------|----------------------|------------------|--------------------|--------|
| DMAEN           | —         | —                | —      | —                    | —                | —                  | —      |
| bit 15          |           |                  |        |                      |                  |                    | bit 8  |
|                 |           |                  |        |                      |                  |                    |        |
| U-0             | U-0       | U-0              | U-0    | U-0                  | U-0              | U-0                | R/W-0  |
| —               | —         | —                | —      | —                    | —                | —                  | PRSSEL |
| bit 7           | •         |                  |        |                      | •                | •                  | bit 0  |
|                 |           |                  |        |                      |                  |                    |        |
| Legend:         |           |                  |        |                      |                  |                    |        |
| R = Readable    | bit       | W = Writable     | bit    | U = Unimplem         | nented bit, read | l as '0'           |        |
| -n = Value at I | POR       | '1' = Bit is set |        | '0' = Bit is cleared |                  | x = Bit is unknown |        |
|                 |           |                  |        |                      |                  |                    |        |
| bit 15          | DMAEN: DM | A Module Enab    | le bit |                      |                  |                    |        |
|                 |           |                  |        |                      |                  |                    |        |

#### REGISTER 10-1: DMACON: DMA ENGINE CONTROL REGISTER

1 = Enables module

0 = Disables module and terminates all active DMA operation(s)

bit 14-1 Unimplemented: Read as '0'

bit 0 PRSSEL: Channel Priority Scheme Selection bit

1 = Round robin scheme

0 = Fixed priority scheme

#### REGISTER 10-2: DMACHn: DMA CHANNEL n CONTROL REGISTER

| U-0    | U-0 | U-0 | r-0 | R/W-0 | R/W-0 | R/W-0                 | R/W-0                |
|--------|-----|-----|-----|-------|-------|-----------------------|----------------------|
| —      | —   | —   | —   | —     | NULLW | RELOAD <sup>(1)</sup> | CHREQ <sup>(3)</sup> |
| bit 15 |     |     |     |       |       |                       | bit 8                |

| R/W-0   | R/W-0   | R/W-0   | R/W-0   | R/W-0   | R/W-0   | R/W-0 | R/W-0 |
|---------|---------|---------|---------|---------|---------|-------|-------|
| SAMODE1 | SAMODE0 | DAMODE1 | DAMODE0 | TRMODE1 | TRMODE0 | SIZE  | CHEN  |
| bit 7   |         |         |         |         |         |       | bit 0 |

| Legend:           | r = Reserved bit |                       |                    |
|-------------------|------------------|-----------------------|--------------------|
| R = Readable bit  | W = Writable bit | U = Unimplemented bit | , read as '0'      |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared  | x = Bit is unknown |

| bit 15-13     | Unimplemented: Read as '0'  |
|---------------|---|
| bit 12        | Reserved: Maintain as '0'   |
| bit 11        | Unimplemented: Read as '0'  |
| bit 10        | NULLW: Null Write Mode bit  |
|               | <ul> <li>1 = A dummy write is initiated to DMASRCn for every write to DMADSTn</li> <li>0 = No dummy write is initiated</li> </ul>   |
| bit 9         | RELOAD: Address and Count Reload bit <sup>(1)</sup>   |
|               | <ul> <li>1 = DMASRCn, DMADSTn and DMACNTn registers are reloaded to their previous values upon the start of the next operation</li> <li>0 = DMASRCn, DMADSTn and DMACNTn are not reloaded on the start of the next operation<sup>(2)</sup></li> </ul>                               |
| bit 8         | CHREQ: DMA Channel Software Request bit <sup>(3)</sup>  |
|               | <ul> <li>1 = A DMA request is initiated by software; automatically cleared upon completion of a DMA transfer</li> <li>0 = No DMA request is pending</li> </ul>  |
| bit 7-6       | SAMODE[1:0]: Source Address Mode Selection bits   |
|               | <ul> <li>11 = Reserved</li> <li>10 = DMASRCn is decremented based on the SIZE bit after a transfer completion</li> <li>01 = DMASRCn is incremented based on the SIZE bit after a transfer completion</li> <li>00 = DMASRCn remains unchanged after a transfer completion</li> </ul> |
| bit 5-4       | DAMODE[1:0]: Destination Address Mode Selection bits  |
|               | <ul> <li>11 = Reserved</li> <li>10 = DMADSTn is decremented based on the SIZE bit after a transfer completion</li> <li>01 = DMADSTn is incremented based on the SIZE bit after a transfer completion</li> <li>00 = DMADSTn remains unchanged after a transfer completion</li> </ul> |
| bit 3-2       | TRMODE[1:0]: Transfer Mode Selection bits   |
|               | <ul> <li>11 = Repeated Continuous</li> <li>10 = Continuous</li> <li>01 = Repeated One-Shot</li> <li>00 = One-Shot</li> </ul>  |
| bit 1         | SIZE: Data Size Selection bit   |
|               | 1 = Byte (8-bit)<br>0 = Word (16-bit)   |
| bit 0         | CHEN: DMA Channel Enable bit  |
|               | <ul> <li>1 = The corresponding channel is enabled</li> <li>0 = The corresponding channel is disabled</li> </ul>   |
| Note 1:<br>2: | Only the original DMACNTn is required to be stored to recover the original DMASRCn and DMADSTn values.<br>DMACNTn will always be reloaded in Repeated mode transfers, regardless of the state of the RELOAD bit.  |

2: DIVIACINI IN WILL ALWAYS DE REIOADED IN REPEATED mode transfers, regardless of the state of the RELOAD bit.
 3: The number of transfers executed while CHREQ is set depends on the configuration of TRMODE[1:0].

| R-0                     | R/W-0                  | R/W-0                              | R/W-0                 | R/W-0                     | R/W-0           | R/W-0           | R/W-0           |
|-------------------------|------------------------|------------------------------------|-----------------------|---------------------------|-----------------|-----------------|-----------------|
| DBUFWF <sup>(1)</sup>   | CHSEL6                 | CHSEL5                             | CHSEL4                | CHSEL3                    | CHSEL2          | CHSEL1          | CHSEL0          |
| bit 15                  |                        |                                    | L                     |                           |                 |                 | bit             |
|                         |                        |                                    |                       |                           |                 |                 |                 |
| R/W-0                   | R/W-0                  | R/W-0                              | R/W-0                 | R/W-0                     | U-0             | U-0             | R/W-0           |
| HIGHIF <sup>(1,2)</sup> | LOWIF <sup>(1,2)</sup> | DONEIF <sup>(1)</sup>              | HALFIF <sup>(1)</sup> | OVRUNIF <sup>(1)</sup>    | —               | —               | HALFEN          |
| bit 7                   |                        |                                    |                       |                           |                 |                 | bit             |
| Logondi                 |                        |                                    |                       |                           |                 |                 |                 |
| Legend:<br>R = Readable | , hit                  | M - Mritabla                       | h it                  | LI – Unimplom             | opted bit read  |                 |                 |
|                         |                        | W = Writable                       | DIL                   | U = Unimplem              |                 |                 |                 |
| -n = Value at           | POR                    | '1' = Bit is set                   |                       | '0' = Bit is clea         | red             | x = Bit is unkr | IOWN            |
| bit 15                  | DBUEWE: DA             | MA Buffered Da                     | ita Write Flag        | bit <sup>(1)</sup>        |                 |                 |                 |
|                         |                        |                                    | -                     | not been written          | to the location | on specified in | DMADSTn (       |
|                         |                        | Cn in Null Write                   |                       |                           |                 |                 |                 |
|                         |                        | tent of the DN<br>Cn in Null Write |                       | been written t            | o the location  | n specified in  | DMADSTn (       |
| bit 14-8                |                        |                                    |                       | ion hito                  |                 |                 |                 |
| DIL 14-0                |                        | DMA Channel<br>1 for a comple      |                       |                           |                 |                 |                 |
| bit 7                   |                        | A High Address                     |                       | Elag bit(1,2)             |                 |                 |                 |
|                         |                        |                                    |                       | cess an address           | s higher than [ | MAH or the un   | ner limit of th |
|                         | data RAN               |                                    |                       |                           |                 |                 |                 |
|                         | 0 = The DMA            | channel has n                      | ot invoked the        | high address lir          | nit interrupt   |                 |                 |
| bit 6                   | LOWIF: DMA             | Low Address I                      | _imit Interrupt       | Flag bit <sup>(1,2)</sup> |                 |                 |                 |
|                         |                        |                                    | attempted to a        | ccess the DMA             | SFR address     | lower than DM   | AL, but abov    |
|                         |                        | range (07FFh)                      | at invokad the        | low address lim           | uit intorrunt   |                 |                 |
| bit 5                   |                        | A Complete Op                      |                       |                           | in interrupt    |                 |                 |
| DIUD                    | If CHEN = 1:           | A Complete Of                      |                       | ipt Flag bit ?            |                 |                 |                 |
|                         |                        | ous DMA sessi                      | on has ended          | with completion           |                 |                 |                 |
|                         |                        | nt DMA sessio                      |                       |                           |                 |                 |                 |
|                         | If CHEN = 0:           |                                    |                       |                           |                 |                 |                 |
|                         |                        |                                    |                       | with completion           |                 |                 |                 |
|                         |                        |                                    |                       | without complet           | ion             |                 |                 |
| bit 4                   |                        | A 50% Waterma                      |                       |                           |                 |                 |                 |
|                         |                        | n has reached<br>n has not reach   |                       |                           |                 |                 |                 |
| bit 3                   |                        | MA Channel Ov                      |                       |                           |                 |                 |                 |
|                         |                        |                                    |                       | s still completing        | the operation   | based on the p  | revious trigg   |
|                         |                        | un condition ha                    |                       |                           | ·               |                 |                 |
| bit 2-1                 | Unimplemen             | ted: Read as '                     | )'                    |                           |                 |                 |                 |
| bit 0                   | HALFEN: Ha             | Ifway Completi                     | on Watermark          | bit                       |                 |                 |                 |
|                         |                        |                                    |                       | n has reached its         |                 | t and at comple | etion           |
|                         | 0 = An interru         | pt is invoked o                    | nly at the com        | pletion of the tra        | nsfer           |                 |                 |
| Note 1: Se              | etting these flag      | s in software de                   | pes not genera        | ate an interrupt.         |                 |                 |                 |
|                         |                        |                                    | -                     | or DMADSTn is             | either areate   | r than DMAH o   | r less than     |

# REGISTER 10-3: DMAINTn: DMA CHANNEL n INTERRUPT REGISTER

| IABLE | 10-1  | : DMA CHANNEL               | IRIGGI | ск э  | UURCES                         |       |       |                                |
|-------|-------|-----------------------------|--------|-------|--------------------------------|-------|-------|--------------------------------|
| CHSEL | [6:0] | Trigger (Interrupt)         | CHSEL  | [6:0] | Trigger (Interrupt)            | CHSEL | [6:0] | Trigger (Interrupt)            |
| 0     | 00h   | INT0 – External Interrupt 0 | 33     | 21h   |                                | 66    | 42h   | AD1FLTR3 – Oversample Filter 3 |
| 1     | 01h   | SCCP1 Interrupt             | 34     | 22h   | (Reserved, do not use)         | 67    | 43h   | AD1FLTR4 – Oversample Filter 4 |
| 2     | 02h   | SPI1 Receiver               | 35     | 23h   |                                | 68    | 44h   | CLC1 Positive Edge Interrupt   |
| 3     | 03h   | SPI1 Transmitter            | 36     | 24h   | PWM Event C                    | 69    | 45h   | CLC2 Positive Edge Interrupt   |
| 4     | 04h   | UART1 Receiver              | 37     | 25h   | SENT1 TX/RX                    | 70    | 46h   | SPI1 – Fault Interrupt         |
| 5     | 05h   | UART1 Transmitter           | 38     | 26h   | SENT2 TX/RX                    | 71    | 47h   | SPI2 – Fault Interrupt         |
| 6     | 06h   | ECC Single-Bit Error        | 39     | 27h   | ADC Common Interrupt           | 72    | 48h   |                                |
| 7     | 07h   | NVM Write Complete          | 40     | 28h   | ADC Done AN0                   |       |       | (Reserved, do not use)         |
| 8     | 08h   | INT1 – External Interrupt 1 | 41     | 29h   | ADC Done AN1                   | 86    | 56h   |                                |
| 9     | 09h   | SI2C1 – I2C1 Slave Event    | 42     | 2Ah   | ADC Done AN2                   | 87    | 57h   | PWM Event D                    |
| 10    | 0Ah   | MI2C1 – I2C1 Master Event   | 43     | 2Bh   | ADC Done AN3                   | 88    | 58h   | PWM Event E                    |
| 11    | 0Bh   | INT2 – External Interrupt 2 | 44     | 2Ch   | ADC Done AN4                   | 89    | 59h   | PWM Event F                    |
| 12    | 0Ch   | SCCP2 Interrupt             | 45     | 2Dh   | ADC Done AN5                   | 90    | 5Ah   |                                |
| 13    | 0Dh   | INT3 – External Interrupt 3 | 46     | 2Eh   | ADC Done AN6                   | 91    | 5Bh   |                                |
| 14    | 0Eh   | UART2 Receiver              | 47     | 2Fh   | ADC Done AN7                   | 92    | 5Ch   | (December de la seture)        |
| 15    | 0Fh   | UART2 Transmitter           | 48     | 30h   | ADC Done AN8                   | 93    | 5Dh   | (Reserved, do not use)         |
| 16    | 10h   | SPI2 Receiver               | 49     | 31h   | ADC Done AN9                   | 94    | 5Eh   |                                |
| 17    | 11h   | SPI2 Transmitter            | 50     | 32h   | ADC Done AN10                  | 95    | 5Fh   |                                |
| 18    | 12h   | SCCP3 Interrupt             | 51     | 33h   | ADC Done AN11                  | 96    | 60h   | CLC3 Positive Edge Interrupt   |
| 19    | 13h   | SI2C2 – I2C2 Slave Event    | 52     | 34h   | ADC Done AN12                  | 97    | 61h   | CLC4 Positive Edge Interrupt   |
| 20    | 14h   | MI2C2 – I2C2 Master Event   | 53     | 35h   | ADC Done AN13                  | 98    | 62h   | SPI3 Receiver                  |
| 21    | 15h   | SCCP4 Interrupt             | 54     | 36h   | ADC Done AN14                  | 99    | 63h   | SPI3 Transmitter               |
| 22    | 16h   | MCCP5 Interrupt             | 55     | 37h   | ADC Done AN15                  | 100   | 64h   | SI2C3 – I2C3 Slave Event       |
| 23    | 17h   | (Reserved, do not use)      | 56     | 38h   | ADC Done AN16                  | 101   | 65h   | MI2C3 – I2C3 Master Event      |
| 24    | 18h   | CRC Generator Interrupt     | 57     | 39h   | ADC Done AN17                  | 102   | 66h   | SPI3 Fault                     |
| 25    | 19h   | PWM Event A                 | 58     | 3Ah   | ADC Done AN18                  | 103   | 67h   | MCCP9                          |
| 26    | 1Ah   | (Reserved, do not use)      | 59     | 3Bh   | ADC Done AN19                  | 104   | 68h   | UART3 Receiver                 |
| 27    | 1Bh   | PWM Event B                 | 60     | 3Ch   | ADC Done AN20                  | 105   | 69h   | UART3 Transmitter              |
| 28    | 1Ch   | PWM Generator 1             | 61     | 3Dh   |                                | 106   | 6Ah   |                                |
| 29    | 1Dh   | PWM Generator 2             | 62     | 3Eh   | (Reserved, do not use)         |       |       | (Reserved, do not use)         |
| 30    | 1Eh   | PWM Generator 3             | 63     | 3Fh   |                                | 127   | 7Fh   |                                |
| 31    | 1Fh   | PWM Generator 4             | 64     | 40h   | AD1FLTR1 – Oversample Filter 1 |       |       |                                |
| 32    | 20h   | (Reserved, do not use)      | 65     | 41h   | AD1FLTR2 – Oversample Filter 2 |       |       |                                |

TABLE 10-1: DMA CHANNEL TRIGGER SOURCES

NOTES:

# 11.0 HIGH-RESOLUTION PWM WITH FINE EDGE PLACEMENT

Note 1: This data sheet summarizes the features of the dsPIC33CK64MP105 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "High-Resolution PWM with Fine Edge Placement" (www.microchip.com/DS70005320) in the "dsPIC33/PIC24 Family Reference Manual".

The High-Speed PWM (HSPWM) module is a Pulse-Width Modulated (PWM) module to support both motor control and power supply applications. This flexible module provides features to support many types of Motor Control (MC) and Power Control (PC) applications, including:

- AC-to-DC Converters
- DC-to-DC Converters
- AC and DC Motors: BLDC, PMSM, ACIM, SRM, etc.
- Inverters
- Battery Chargers
- Digital Lighting
- Power Factor Correction (PFC)

### 11.1 Features

- Four Independent PWM Generators, each with Dual Outputs
- · Operating modes:
  - Independent Edge mode
  - Variable Phase PWM mode
  - Center-Aligned mode
  - Double Update Center-Aligned mode
  - Dual Edge Center-Aligned mode
  - Dual PWM mode
- · Output modes:
  - Complementary
  - Independent
  - Push-Pull
- · Dead-Time Generator
- Leading-Edge Blanking (LEB)
- · Output Override for Fault Handling
- Flexible Period/Duty Cycle Updating Options
- Programmable Control Inputs (PCI)
- Advanced Triggering Options
- Six Combinatorial Logic Outputs
- · Six PWM Event Outputs

# **11.2** Architecture Overview

The PWM module consists of a common set of controls and features, and multiple instantiations of PWM Generators (PGs). Each PWM Generator can be independently configured or multiple PWM Generators can be used to achieve complex multiphase systems. PWM Generators can also be used to implement sophisticated triggering, protection and logic functions. A high-level block diagram is shown in Figure 11-1.



#### FIGURE 11-1: PWM HIGH-LEVEL BLOCK DIAGRAM

# 11.3 PWM4H Output on PPS

All devices support the capability to output a PWM4H signal via PPS on to any "RPn" pin. This feature is intended for lower pin count devices that do not have PWM4H on a dedicated pin. If PWM4H PPS output functions are used on 48-pin devices that also have a fixed RP65/PWM4H/RD1 pin, the output signal will be present on both the dedicated and "RPn" pins. The PWM4L/H Output Port Enable bits, PENH and PENL (PG4IOCONH[3:2]), control both dedicated and PPS pins together; it is not possible to disable the dedicated pin and use only PPS.

Given the natural priority of the "RPn" functions above that of the PWM, it is possible to use the PPS output functions on the dedicated RP65/PWM4H/RD1 pin while the PWM4H signal is routed to other pins via PPS.

# 11.4 Write Restrictions

The LOCK bit (PCLKCON[8]) may be set in software to block writes to certain registers. For more information, refer to "High-Resolution PWM with Fine Edge Placement" (www.microchip.com/DS70005320) in the "dsPIC33/PIC24 Family Reference Manual".

The following lock/unlock sequence is required to set or clear the LOCK bit:

- 1. Write 0x55 to NVMKEY.
- 2. Write 0xAA to NVMKEY.
- 3. Clear (or set) the LOCK bit (PCLKCON[8]) as a single operation.

In general, modifications to configuration controls should not be done while the module is running, as indicated by the ON bit (PGxCONL[15]) being set.

# 11.5 Control Registers

There are two categories of Special Function Registers (SFRs) used to control the operation of the PWM module:

- Common, shared by all PWM Generators
- PWM Generator-specific

An 'x' in the register name denotes an instance of a PWM Generator.

A 'y' in the register name denotes an instance of the common function.

#### REGISTER 11-1: PCLKCON: PWM CLOCK CONTROL REGISTER

| R/W-0  | R/W-0                             | U-0  | U-0                 | U-0                         | U-0   | U-0                                 | R/W-0                     |  |  |  |  |  |
|--|-----------------------------------|--|---------------------|-----------------------------|-------|-------------------------------------|---------------------------|--|--|--|--|--|
| HRRDY  | / HRERR                           |  | —                   | —                           | —     |                                     | LOCK <sup>(1)</sup>       |  |  |  |  |  |
| bit 15   |                                   |  |                     |                             |       |                                     | bit 8                     |  |  |  |  |  |
|  |                                   |  |                     |                             |       |                                     |                           |  |  |  |  |  |
| U-0  | U-0                               | R/W-0  | R/W-0               | U-0                         | U-0   | R/W-0                               | R/W-0                     |  |  |  |  |  |
| _  | —                                 | DIVSEL1  | DIVSEL0             | —                           | —     | MCLKSEL1 <sup>(2,3)</sup>           | MCLKSEL0 <sup>(2,3)</sup> |  |  |  |  |  |
| bit 7  |                                   |  |                     |                             |       |                                     | bit 0                     |  |  |  |  |  |
|  |                                   |  |                     |                             |       |                                     |                           |  |  |  |  |  |
| Legend:  |                                   |  |                     |                             |       |                                     |                           |  |  |  |  |  |
| R = Readable bitW = Writable bitU = Unimplemented bit, read as '0' |                                   |  |                     |                             |       |                                     |                           |  |  |  |  |  |
| -n = Value   | at POR                            | '1' = Bit is set   |                     | '0' = Bit is cle            | eared | x = Bit is unknow                   | vn                        |  |  |  |  |  |
|  |                                   |  |                     |                             |       |                                     |                           |  |  |  |  |  |
| bit 15   | -                                 | h-Resolution F   | -                   |                             |       |                                     |                           |  |  |  |  |  |
|  | •                                 | 1 = The high-resolution circuitry is ready   |                     |                             |       |                                     |                           |  |  |  |  |  |
| L:L 4 4  | C C                               | <ul> <li>0 = The high-resolution circuitry is not ready</li> <li>HRERR: High-Resolution Error bit</li> </ul> |                     |                             |       |                                     |                           |  |  |  |  |  |
| bit 14   |                                   | 1 = An error has occurred; PWM signals will have limited resolution  |                     |                             |       |                                     |                           |  |  |  |  |  |
|  |                                   |  |                     |                             |       | ien HRRDY = 1                       |                           |  |  |  |  |  |
| bit 13-9   |                                   | nted: Read as  |                     |                             |       | -                                   |                           |  |  |  |  |  |
| bit 8  | LOCK: Lock                        |  |                     |                             |       |                                     |                           |  |  |  |  |  |
|  | 1 = Write-pr                      | otected registe  | rs and bits are     | locked                      |       |                                     |                           |  |  |  |  |  |
|  | 0 = Write-pr                      | otected registe  | rs and bits are     | unlocked                    |       |                                     |                           |  |  |  |  |  |
| bit 7-6  | Unimpleme                         | nted: Read as  | '0'                 |                             |       |                                     |                           |  |  |  |  |  |
| bit 5-4  | DIVSEL[1:0]                       | : PWM Clock I  | Divider Selecti     | on bits                     |       |                                     |                           |  |  |  |  |  |
|  | 11 = Divide                       |  |                     |                             |       |                                     |                           |  |  |  |  |  |
|  | 10 = Divide<br>01 = Divide        |  |                     |                             |       |                                     |                           |  |  |  |  |  |
|  | 00 = Divide                       |  |                     |                             |       |                                     |                           |  |  |  |  |  |
| bit 3-2  | Unimpleme                         | nted: Read as  | <b>'</b> 0 <b>'</b> |                             |       |                                     |                           |  |  |  |  |  |
| bit 1-0  | MCLKSEL[1                         | :0]: PWM Mas   | ter Clock Sele      | ction bits <sup>(2,3)</sup> |       |                                     |                           |  |  |  |  |  |
|  |                                   | – Auxiliary PL   |                     |                             |       |                                     |                           |  |  |  |  |  |
|  |                                   | - Primary PLL  |                     | itput                       |       |                                     |                           |  |  |  |  |  |
|  | 01 = AFVCO/<br>00 = Fosc          | 2 – Auxiliary V  | 00/2                |                             |       |                                     |                           |  |  |  |  |  |
|  |                                   |  |                     |                             |       |                                     |                           |  |  |  |  |  |
| Note 1:  | The LOCK bit is written sequentia |  |                     |                             |       | 55 and 0xAA valu<br>Restrictions"). | es must be                |  |  |  |  |  |
| 2:   | Changing the MC                   |  | •                   |                             |       | ,                                   |                           |  |  |  |  |  |

**3:** The PWM input clock frequency selected by the MCLKSEL[1:0] bits must not exceed 500 MHz in Normal Resolution mode and must be 500 MHz for the High-Resolution mode.

### REGISTER 11-2: FSCL: FREQUENCY SCALE REGISTER

| R/W-0           | R/W-0 | R/W-0            | R/W-0 | R/W-0                              | R/W-0 | R/W-0              | R/W-0 |
|-----------------|-------|------------------|-------|------------------------------------|-------|--------------------|-------|
|                 |       |                  | FSC   | L[15:8]                            |       |                    |       |
| bit 15          |       |                  |       |                                    |       |                    | bit 8 |
| R/W-0           | R/W-0 | R/W-0            | R/W-0 | R/W-0                              | R/W-0 | R/W-0              | R/W-0 |
|                 |       |                  | FS    | CL[7:0]                            |       |                    |       |
| bit 7           |       |                  |       |                                    |       |                    | bit 0 |
| Legend:         |       |                  |       |                                    |       |                    |       |
| R = Readable    | bit   | W = Writable b   | oit   | U = Unimplemented bit, read as '0' |       |                    |       |
| -n = Value at P | OR    | '1' = Bit is set |       | '0' = Bit is cle                   | ared  | x = Bit is unknown |       |

bit 15-0 FSCL[15:0]: Frequency Scale Register bits

The value in this register is added to the frequency scaling accumulator at each PWM clock. When the accumulated value exceeds the value of FSMINPER, a clock pulse is produced.

#### REGISTER 11-3: FSMINPER: FREQUENCY SCALING MINIMUM PERIOD REGISTER

| R/W-0  | R/W-0 | R/W-0            | R/W-0  | R/W-0              | R/W-0 | R/W-0           | R/W-0 |
|--|-------|------------------|--------|--------------------|-------|-----------------|-------|
|  |       |                  | FSMINF | PER[15:8]          |       |                 |       |
| bit 15   |       |                  |        |                    |       |                 | bit 8 |
|  |       |                  |        |                    |       |                 |       |
| R/W-0  | R/W-0 | R/W-0            | R/W-0  | R/W-0              | R/W-0 | R/W-0           | R/W-0 |
|  |       |                  | FSMIN  | PER[7:0]           |       |                 |       |
| bit 7  |       |                  |        |                    |       |                 | bit 0 |
|  |       |                  |        |                    |       |                 |       |
| Legend:  |       |                  |        |                    |       |                 |       |
| R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' |       |                  |        |                    |       |                 |       |
| -n = Value at PC   | )R    | '1' = Bit is set |        | '0' = Bit is clear | red   | x = Bit is unkn | own   |

bit 15-0 **FSMINPER[15:0]:** Frequency Scaling Minimum Period Register bits This register holds the minimum clock period (maximum clock frequency) that can be produced by the frequency scaling circuit.

# REGISTER 11-4: MPHASE: MASTER PHASE REGISTER

| R/W-0           | R/W-0 | R/W-0            | R/W-0 | R/W-0                              | R/W-0                      | R/W-0 | R/W-0 |
|-----------------|-------|------------------|-------|------------------------------------|----------------------------|-------|-------|
|                 |       |                  | MPHA  | SE[15:8]                           |                            |       |       |
| bit 15          |       |                  |       |                                    |                            |       | bit 8 |
|                 |       |                  |       |                                    |                            |       |       |
| R/W-0           | R/W-0 | R/W-0            | R/W-0 | R/W-0                              | R/W-0                      | R/W-0 | R/W-0 |
|                 |       |                  | MPH   | ASE[7:0]                           |                            |       |       |
| bit 7           |       |                  |       |                                    |                            |       | bit 0 |
|                 |       |                  |       |                                    |                            |       |       |
| Legend:         |       |                  |       |                                    |                            |       |       |
| R = Readable    | bit   | W = Writable b   | it    | U = Unimplemented bit, read as '0' |                            |       |       |
| -n = Value at P | OR    | '1' = Bit is set |       | '0' = Bit is cle                   | cleared x = Bit is unknown |       | nown  |

bit 15-0 **MPHASE[15:0]:** Master Phase Register bits

This register holds the phase offset value that can be shared by multiple PWM Generators.

#### REGISTER 11-5: MDC: MASTER DUTY CYCLE REGISTER

| R/W-0                             | R/W-0 | R/W-0            | R/W-0                              | R/W-0                 | R/W-0 | R/W-0              | R/W-0 |
|-----------------------------------|-------|------------------|------------------------------------|-----------------------|-------|--------------------|-------|
|                                   |       |                  | MDC                                | [15:8] <sup>(1)</sup> |       |                    |       |
| bit 15                            |       |                  |                                    |                       |       |                    | bit 8 |
| R/W-0                             | R/W-0 | R/W-0            | R/W-0                              | R/W-0                 | R/W-0 | R/W-0              | R/W-0 |
|                                   |       |                  | MDO                                | C[7:0] <sup>(1)</sup> |       |                    |       |
| bit 7                             |       |                  |                                    |                       |       |                    | bit ( |
| Legend:                           |       |                  |                                    |                       |       |                    |       |
| R = Readable bit W = Writable bit |       | bit              | U = Unimplemented bit, read as '0' |                       |       |                    |       |
| -n = Value at POR '1' =           |       | '1' = Bit is set | '1' = Bit is set                   |                       | ared  | x = Bit is unknown |       |

bit 15-0 **MDC[15:0]:** Master Duty Cycle Register bits<sup>(1)</sup> This register holds the duty cycle value that can be shared by multiple PWM Generators.

Note 1: Duty cycle values less than '0x0008' should not be used ('0x0020' in High-Resolution mode).

# REGISTER 11-6: MPER: MASTER PERIOD REGISTER

| R/W-0                             | R/W-0 | R/W-0            | R/W-0            | R/W-0                              | R/W-0                | R/W-0 | R/W-0              |  |
|-----------------------------------|-------|------------------|------------------|------------------------------------|----------------------|-------|--------------------|--|
|                                   |       |                  | MPEF             | R[15:8] <sup>(1)</sup>             |                      |       |                    |  |
| bit 15                            |       |                  |                  |                                    |                      |       | bit 8              |  |
|                                   |       |                  |                  |                                    |                      |       |                    |  |
| R/W-0                             | R/W-0 | R/W-0            | R/W-0            | R/W-0                              | R/W-0                | R/W-0 | R/W-0              |  |
|                                   |       |                  | MPE              | R[7:0] <sup>(1)</sup>              |                      |       |                    |  |
| bit 7                             |       |                  |                  |                                    |                      |       | bit 0              |  |
|                                   |       |                  |                  |                                    |                      |       |                    |  |
| Legend:                           |       |                  |                  |                                    |                      |       |                    |  |
| R = Readable bit W = Writable bit |       |                  |                  | U = Unimplemented bit, read as '0' |                      |       |                    |  |
| -n = Value at POR '1              |       | '1' = Bit is set | '1' = Bit is set |                                    | '0' = Bit is cleared |       | x = Bit is unknown |  |
|                                   |       |                  |                  |                                    |                      |       |                    |  |

bit 15-0 **MPER[15:0]:** Master Period Register bits<sup>(1)</sup>

This register holds the period value that can be shared by multiple PWM Generators.

**Note 1:** Period values less than '0x0010' should not be used ('0x0080' in High-Resolution mode).

| U-0                               | U-0                         | U-0             | U-0             | U-0              | U-0                                 | U-0             | U-0           |
|-----------------------------------|-----------------------------|-----------------|-----------------|------------------|-------------------------------------|-----------------|---------------|
| —                                 | —                           | —               | —               | _                | —                                   | —               | —             |
| bit 15                            |                             |                 |                 |                  |                                     |                 | bit 8         |
| U-0                               | U-0                         | U-0             | U-0             | R/W-0            | R/W-0                               | R/W-0           | R/W-0         |
| 0-0                               | 0-0                         | 0-0             | 0-0             |                  |                                     | 1               |               |
|                                   | —                           |                 | —               | CTA4EN           | CTA3EN                              | CTA2EN          | CTA1EN        |
| bit 7                             |                             |                 |                 |                  |                                     |                 | bit (         |
|                                   |                             |                 |                 |                  |                                     |                 |               |
| Legend:                           |                             |                 |                 |                  |                                     |                 |               |
| R = Readable bit W = Writable bit |                             |                 |                 | U = Unimple      | mented bit, read                    | as '0'          |               |
| -n = Value at                     | POR                         | '1' = Bit is se | t               | '0' = Bit is cle | ared                                | x = Bit is unkr | nown          |
|                                   |                             |                 |                 |                  |                                     |                 |               |
| bit 15-4                          | Unimpleme                   | nted: Read as   | '0'             |                  |                                     |                 |               |
| bit 3                             | CTA4EN: Er                  | nable Trigger O | utput from PW   | M Generator #    | 4 as Source for                     | Combinational   | Trigger A bit |
|                                   | 1 = Enables<br>0 = Disableo |                 | er signal to be | OR'd into the    | Combinatorial T                     | rigger A signal |               |
| bit 2                             |                             | specified trigg | •               |                  | 43 as Source for<br>Combinatorial T |                 | Trigger A bit |
| bit 1                             |                             | -               | utput from PW   | M Generator #    | 2 as Source for                     | Combinational   | Trigger A bi  |
|                                   |                             | specified trigg | •               |                  | Combinatorial T                     |                 |               |
| bit 0                             | CTA1EN: Er                  | nable Trigger O | utput from PW   | M Generator #    | 1 as Source for                     | Combinational   | Trigger A bi  |
|                                   | 1 = Enables                 | specified trigg | er signal to be | OR'd into the    | Combinatorial T                     | rigger A signal |               |

0 = Disabled

| U-0                                | U-0   | U-0             | U-0             | U-0                                     | U-0              | U-0                       | U-0             |  |  |
|------------------------------------|---|-----------------|-----------------|---|------------------|---------------------------|-----------------|--|--|
| —                                  | —   | —               | —               | _                                       | —                | —                         | —               |  |  |
| bit 15                             |   | ·               |                 |   |                  | ·                         | bit 8           |  |  |
|                                    |   |                 |                 |   |                  |                           |                 |  |  |
| U-0                                | U-0   | U-0             | U-0             | R/W-0                                   | R/W-0            | R/W-0                     | R/W-0           |  |  |
|                                    |   |                 | —               | CTB4EN                                  | CTB3EN           | CTB2EN                    | CTB1EN          |  |  |
| bit 7                              |   |                 |                 |   |                  |                           | bit 0           |  |  |
|                                    |   |                 |                 |   |                  |                           |                 |  |  |
| Legend:                            |   |                 |                 |   |                  |                           |                 |  |  |
| R = Readable bit W = Writable bit  |   |                 |                 | U = Unimplemented bit, read as '0'      |                  |                           |                 |  |  |
| -n = Value at POR '1' = Bit is set |   |                 | t               | '0' = Bit is cleared x = Bit is unknown |                  |                           | nown            |  |  |
|                                    |   |                 |                 |   |                  |                           |                 |  |  |
| bit 15-4                           | Unimpleme   | nted: Read as   | '0'             |   |                  |                           |                 |  |  |
| bit 3                              | CTB4EN: Er  | nable Trigger O | utput from PW   | /M Generator #                          | #4 as Source for | Combinationa              | I Trigger B bit |  |  |
|                                    | 1 = Enables<br>0 = Disableo   |                 | er signal to be | OR'd into the                           | Combinatorial T  | rigger B signal           |                 |  |  |
| bit 2                              | CTB3EN: Er  | nable Trigger O | utput from PW   | /M Generator #                          | #3 as Source for | <sup>-</sup> Combinationa | I Trigger B bit |  |  |
|                                    | 1 = Enables<br>0 = Disableo   |                 | er signal to be | OR'd into the                           | Combinatorial T  | rigger B signal           |                 |  |  |
| bit 1                              | CTB2EN: Enable Trigger Output from PWM Generator #2 as Source for Combinational Trigger B bit   |                 |                 |   |                  |                           |                 |  |  |
|                                    | 1 = Enables<br>0 = Disableo   |                 | er signal to be | OR'd into the                           | Combinatorial T  | rigger B signal           |                 |  |  |
| bit 0                              | CTB1EN: Er  | nable Trigger O | utput from PW   | /M Generator #                          | #1 as Source for | Combinationa              | I Trigger B bit |  |  |
|                                    | <b>CTB1EN:</b> Enable Trigger Output from PWM Generator #1 as Source for Combinational Trigger B I<br>1 = Enables specified trigger signal to be OR'd into the Combinatorial Trigger B signal |                 |                 |   |                  |                           |                 |  |  |

#### REGISTER 11-8: CMBTRIGH: COMBINATIONAL TRIGGER REGISTER HIGH

0 = Disabled

# REGISTER 11-9: LOGCONY: COMBINATORIAL PWM LOGIC CONTROL REGISTER $y^{(2)}$

| R/W-0                  | R/W-0   | R/W-0                                  | R/W-0                  | R/W-0                  | R/W-0                      | R/W-0                   | R/W-0                   |  |
|------------------------|---|--|------------------------|------------------------|----------------------------|-------------------------|-------------------------|--|
| PWMS1y3 <sup>(1)</sup> | PWMS1y2 <sup>(1)</sup>  | PWMS1y1 <sup>(1)</sup>                 | PWMS1y0 <sup>(1)</sup> | PWMS2y3 <sup>(1)</sup> | PWMS2y2 <sup>(1)</sup>     | PWMS2y1 <sup>(1)</sup>  | PWMS2y0 <sup>(1)</sup>  |  |
| bit 15                 |   |  |                        | •                      |                            |                         | bit 8                   |  |
|                        |   |  |                        |                        |                            |                         |                         |  |
| R/W-0                  | R/W-0   | R/W-0                                  | R/W-0                  | U-0                    | R/W-0                      | R/W-0                   | R/W-0                   |  |
| S1yPOL                 | S2yPOL  | PWMLFy1                                | PWMLFy0                | —                      | PWMLFyD2 <sup>(3)</sup>    | PWMLFyD1 <sup>(3)</sup> | PWMLFyD0 <sup>(3)</sup> |  |
| bit 7                  |   |  |                        |                        |                            |                         | bit 0                   |  |
|                        |   |  |                        |                        |                            |                         |                         |  |
| Legend:                |   |  |                        |                        |                            |                         |                         |  |
| R = Readable           | bit   | W = Writable                           | bit                    | U = Unimplen           | nented bit, read           | as '0'                  |                         |  |
| -n = Value at F        | POR   | '1' = Bit is set                       |                        | '0' = Bit is clea      | ared                       | x = Bit is unkno        | own                     |  |
| bit 15-12              | PWMS1y[3:0<br>1111-1000 =<br>0111 = PWM<br>0110 = PWM<br>0101 = PWM<br>0100 = PWM<br>0011 = PWM<br>0010 = PWM<br>0001 = PWM   | 4L<br>4H<br>3L<br>3H<br>2L<br>2H<br>1L | al PWM Logic           | Source #1 Sel          | ection bits <sup>(1)</sup> |                         |                         |  |
| DIT 11-8               | Dit 11-8       PWMS2y[3:0]: Combinatorial PWM Logic Source #2 Selection bits <sup>(1)</sup> 1111-1000 = Reserved         0111 = PWM4L         0110 = PWM4H         0101 = PWM3L         0100 = PWM3H         0011 = PWM2L         0010 = PWM2H         0010 = PWM1L |  |                        |                        |                            |                         |                         |  |
| bit 7                  | <b>S1yPOL:</b> Cor<br>1 = Input is ir<br>0 = Input is p   |  | M Logic Sourc          | e #1 Polarity b        | bit                        |                         |                         |  |
| bit 6                  | <b>S2yPOL:</b> Cor<br>1 = Input is in<br>0 = Input is p   |  | M Logic Sourc          | e #2 Polarity b        | bit                        |                         |                         |  |
| bit 5-4                | it 5-4 <b>PWMLFy[1:0]:</b> Combinatorial PWM Logic Function Selection bits<br>11 = Reserved<br>10 = PWMS1y ^ PWMS2y (XOR)<br>01 = PWMS1y & PWMS2y (AND)<br>00 = PWMS1y   PWMS2y (OR)  |  |                        |                        |                            |                         |                         |  |
| bit 3                  | Unimplemen  | ted: Read as '                         | 0'                     |                        |                            |                         |                         |  |
| <b>2:</b> 'y' o        | <ul> <li>Note 1: Logic function input will be connected to '0' if the PWM channel is not present.</li> <li>2: 'y' denotes a common instance (A-F).</li> </ul>   |  |                        |                        |                            |                         |                         |  |

 Instances of y = A, C, E of LOGCONy assign logic function output to the PWMxH pin. Instances of y = B, D, F of LOGCONy assign logic function to the PWMxL pin.

#### REGISTER 11-9: LOGCONY: COMBINATORIAL PWM LOGIC CONTROL REGISTER y<sup>(2)</sup> (CONTINUED)

- bit 2-0 **PWMLFyD[2:0]:** Combinatorial PWM Logic Destination Selection bits<sup>(3)</sup>
  - 111-100 = Reserved
  - 011 = Logic function is assigned to PWM4H or PWM4L pin
  - 010 = Logic function is assigned to PWM3H or PWM3L pin
  - 001 = Logic function is assigned to PWM2H or PWM2L pin
  - 000 = No assignment, combinatorial PWM logic function is disabled
- **Note 1:** Logic function input will be connected to '0' if the PWM channel is not present.
  - **2:** 'y' denotes a common instance (A-F).
  - **3:** Instances of y = A, C, E of LOGCONy assign logic function output to the PWMxH pin. Instances of y = B, D, F of LOGCONy assign logic function to the PWMxL pin.

| R/W-0      | R/W-0                                  | R/W-0   | R/W-0             | U-0             | U-0                     | U-0                     | U-0          |  |  |
|------------|--|---|-------------------|-----------------|-------------------------|-------------------------|--------------|--|--|
| EVTyOE     | EN EVTyPOL                             | EVTySTRD  | EVTySYNC          |                 | _                       | _                       |              |  |  |
| bit 15     | ·                                      |   |                   |                 |                         |                         | bit          |  |  |
| R/W-0      | R/W-0                                  | R/W-0   | R/W-0             | U-0             | R/W-0                   | R/W-0                   | R/W-0        |  |  |
| EVTySE     |  | EVTySEL1  | EVTySEL0          | 0-0             | EVTyPGS2 <sup>(2)</sup> | EVTyPGS1 <sup>(2)</sup> |              |  |  |
| bit 7      |  | LVTySELT  | LVTYSELU          |                 |                         |                         | bit          |  |  |
|            |  |   |                   |                 |                         |                         | Dit          |  |  |
| Legend:    |  |   |                   |                 |                         |                         |              |  |  |
| R = Reada  | able bit                               | W = Writable  | bit               | U = Unimple     | emented bit, read       | d as '0'                |              |  |  |
| -n = Value | at POR                                 | '1' = Bit is set  |                   | '0' = Bit is cl | leared                  | x = Bit is unkn         | own          |  |  |
| bit 15     |  | WM Event Out  | tout Enable bit   |                 |                         |                         |              |  |  |
| DIC 15     | •                                      | utput signal is o   | •                 |                 |                         |                         |              |  |  |
|            |  | utput signal is ir  |                   |                 |                         |                         |              |  |  |
| bit 14     | EVTyPOL: P                             | WM Event Out  | put Polarity bit  |                 |                         |                         |              |  |  |
|            |  | utput signal is a   |                   |                 |                         |                         |              |  |  |
|            |  | utput signal is a   | -                 |                 |                         |                         |              |  |  |
| bit 13     |  | PWM Event O   | =                 |                 |                         |                         |              |  |  |
|            |  | utput signal pul:<br>utput signal is s  |                   |                 | k cvcles minimu         | m <sup>(1)</sup>        |              |  |  |
| bit 12     |  | <ul> <li>Event output signal is stretched to eight PWM clock cycles minimum<sup>(1)</sup></li> <li>EVTySYNC: PWM Event Output Sync bit</li> </ul> |                   |                 |                         |                         |              |  |  |
|            | •                                      | utput signal is s   |                   | the system      | clock                   |                         |              |  |  |
|            |  | utput is not syn  |                   |                 |                         |                         |              |  |  |
| 1.11.4.4.0 | -                                      |   | -                 | m clocks who    | en this bit is set      | and EVTySTRD            | ) = 1.       |  |  |
| bit 11-8   | -                                      | nted: Read as   |                   |                 |                         |                         |              |  |  |
| bit 7-4    |  | 0]: PWM Event   |                   |                 |                         |                         |              |  |  |
|            | 1111 = <b>High</b><br>1110-1010 =      | -resolution erro  | or event signal   |                 |                         |                         |              |  |  |
|            | 1001 <b>= ADC</b>                      | Trigger 2 signa   |                   |                 |                         |                         |              |  |  |
|            |  | Trigger 1 signa   |                   |                 | (4)                     |                         |              |  |  |
|            |  | ER signal (avai<br>IALF signal (ava   |                   |                 |                         |                         |              |  |  |
|            |  | Fault active out  |                   |                 | oues only)              |                         |              |  |  |
|            |  | Current limit ac  |                   |                 |                         |                         |              |  |  |
|            |  | Feed-forward a<br>Sync active out   |                   | gnal            |                         |                         |              |  |  |
|            |  | A Generator ou  |                   |                 |                         |                         |              |  |  |
|            |  | rce is selected I   |                   | SEL[2:0] bits   | i                       |                         |              |  |  |
| bit 3      | Unimplemen                             | n <b>ted:</b> Read as   | ʻ0'               |                 |                         |                         |              |  |  |
| Note 1:    | The event signal i from different cloc |   | ng peripheral_    | clk because o   | different PWM G         | enerators may l         | be operating |  |  |
| 2:         | •                                      | o event will be produced if the selected PWM Generator is not present.  |                   |                 |                         |                         |              |  |  |
| 3:         | This is the PWM (                      | Generator outpu   | ut signal prior t | o output mod    | le logic and any        | output override         | logic.       |  |  |

# REGISTER 11-10: PWMEVTy: PWM EVENT OUTPUT CONTROL REGISTER y<sup>(5)</sup>

- 3: This is the PWM Generator output signal prior to output mode logic and any output override
- 4: This signal should be the PGx\_clk domain signal prior to any synchronization into the system clock domain.
- **5:** 'y' denotes a common instance (A-F).

# **REGISTER 11-10: PWMEVTy: PWM EVENT OUTPUT CONTROL REGISTER y**<sup>(5)</sup> (CONTINUED)

bit 2-0 EVTyPGS[2:0]: PWM Event Source Selection bits<sup>(2)</sup>

111-100 = Reserved

. . .

011 = PWM Generator 4

000 = PWM Generator 1

- **Note 1:** The event signal is stretched using peripheral\_clk because different PWM Generators may be operating from different clock sources.
  - 2: No event will be produced if the selected PWM Generator is not present.
  - 3: This is the PWM Generator output signal prior to output mode logic and any output override logic.
  - **4:** This signal should be the PGx\_clk domain signal prior to any synchronization into the system clock domain.
  - 5: 'y' denotes a common instance (A-F).

# REGISTER 11-11: LFSR: LINEAR FEEDBACK SHIFT REGISTER

| U-0                                | R/W-0 | R/W-0 | R/W-0                | R/W-0                              | R/W-0 | R/W-0 | R/W-0 |  |
|------------------------------------|-------|-------|----------------------|------------------------------------|-------|-------|-------|--|
| _                                  |       |       |                      | LFSR[14:8]                         |       |       |       |  |
| bit 15                             |       |       |                      |                                    |       |       | bit 8 |  |
| R/W-0                              | R/W-0 | R/W-0 | R/W-0                | R/W-0                              | R/W-0 | R/W-0 | R/W-0 |  |
|                                    |       |       | LF                   | SR[7:0]                            |       |       |       |  |
| bit 7                              |       |       |                      |                                    |       |       | bit 0 |  |
| Legend:                            |       |       |                      |                                    |       |       |       |  |
| R = Readable bit W = Writable bit  |       |       |                      | U = Unimplemented bit, read as '0' |       |       |       |  |
| -n = Value at POR '1' = Bit is set |       |       | '0' = Bit is cleared |                                    |       | nown  |       |  |

bit 15 Unimplemented: Read as '0'

bit 14-0 LFSR[14:0]: Linear Feedback Shift Register bits

A read of this register will provide a 15-bit pseudorandom value.

| R/W-0               | r-0  | U-0   | U-0                                | U-0              | R/W-0              | R/W-0            | R/W-0           |  |  |  |  |
|---------------------|--|---|------------------------------------|------------------|--------------------|------------------|-----------------|--|--|--|--|
| ON                  |  | _   | —                                  | _                | TRGCNT2            | TRGCNT1          | TRGCNT0         |  |  |  |  |
| bit 15              |  |   |                                    |                  | I                  |                  | bit 8           |  |  |  |  |
|                     |  |   |                                    |                  |                    |                  |                 |  |  |  |  |
| R/W-0               | U-0  | U-0   | R/W-0                              | R/W-0            | R/W-0              | R/W-0            | R/W-0           |  |  |  |  |
| HREN <sup>(2)</sup> |  | _   | CLKSEL1                            | CLKSEL0          | MODSEL2            | MODSEL1          | MODSEL0         |  |  |  |  |
| bit 7               |  |   |                                    | 1                | 1                  |                  | bit C           |  |  |  |  |
|                     |  |   |                                    |                  |                    |                  |                 |  |  |  |  |
| Legend:             |  | r = Reserved  | l bit                              |                  |                    |                  |                 |  |  |  |  |
| R = Readabl         | e bit  | W = Writable  | e bit                              | U = Unimpler     | mented bit, read   | l as '0'         |                 |  |  |  |  |
| -n = Value at       | POR  | '1' = Bit is se   | t                                  | '0' = Bit is cle |                    | x = Bit is unk   | nown            |  |  |  |  |
|                     |  |   |                                    |                  |                    |                  |                 |  |  |  |  |
| bit 15              | ON: Enable b   | oit   |                                    |                  |                    |                  |                 |  |  |  |  |
|                     |  | enerator is ena   | abled                              |                  |                    |                  |                 |  |  |  |  |
|                     | 0 = PWM Ge   | enerator is not   | enabled                            |                  |                    |                  |                 |  |  |  |  |
| bit 14              | Reserved: M  | laintain as '0'   |                                    |                  |                    |                  |                 |  |  |  |  |
| bit 13-11           | Unimplemen   | nted: Read as   | <b>'</b> 0 <b>'</b>                |                  |                    |                  |                 |  |  |  |  |
| bit 10-8            | TRGCNT[2:0   | ]: Trigger Cou  | unt Select bits                    |                  |                    |                  |                 |  |  |  |  |
|                     |  | •   | duces eight PV                     | •                |                    |                  |                 |  |  |  |  |
|                     |  |   | duces seven P                      |                  |                    |                  |                 |  |  |  |  |
|                     |  | <ul> <li>101 = PWM Generator produces six PWM cycles after triggered</li> <li>100 = PWM Generator produces five PWM cycles after triggered</li> </ul> |                                    |                  |                    |                  |                 |  |  |  |  |
|                     |  | 011 = PWM Generator produces four PWM cycles after triggered  |                                    |                  |                    |                  |                 |  |  |  |  |
|                     |  | 010 = PWM Generator produces three PWM cycles after triggered<br>001 = PWM Generator produces two PWM cycles after triggered                          |                                    |                  |                    |                  |                 |  |  |  |  |
|                     |  |   |                                    |                  |                    |                  |                 |  |  |  |  |
|                     |  |   | duces one PW                       | •                | riggered           |                  |                 |  |  |  |  |
| bit 7               |  |   | High-Resolution                    |                  |                    |                  |                 |  |  |  |  |
|                     |  |   | rates in High-R<br>rates in standa |                  | le                 |                  |                 |  |  |  |  |
| bit 6-5             |  | -   |                                    |                  |                    |                  |                 |  |  |  |  |
| bit 4-3             | -  | ted: Read as  |                                    |                  |                    |                  |                 |  |  |  |  |
| DIL 4-3             |  | ]: Clock Select   |                                    | scaled by from   | iency scaling ci   | couit(1)         |                 |  |  |  |  |
|                     |  |   |                                    |                  | k divider circuit  |                  |                 |  |  |  |  |
|                     |  |   |                                    |                  | MCLKSEL[1:0]       |                  | ]) control bits |  |  |  |  |
|                     | 00 = No cloc   | k selected, P\  | VM Generator i                     | is in lowest pov | wer state (defau   | lt)              |                 |  |  |  |  |
| bit 2-0             | MODSEL[2:0   | <b>)]:</b> Mode Sele  | ction bits                         |                  |                    |                  |                 |  |  |  |  |
|                     |  |   |                                    |                  | register update    |                  |                 |  |  |  |  |
|                     |  |   | ligned PWM m<br>ter-Aligned PW     |                  | register update    | once per cycle   | )               |  |  |  |  |
|                     |  | r-Aligned PWI   |                                    | nvi mode         |                    |                  |                 |  |  |  |  |
|                     | 011 = Reser  | •   | in mode                            |                  |                    |                  |                 |  |  |  |  |
|                     |  |   | PWM mode, du                       | al output        |                    |                  |                 |  |  |  |  |
|                     |  | le Phase PW   |                                    |                  |                    |                  |                 |  |  |  |  |
|                     |  | endent Edge F   | vvivi mode                         |                  |                    |                  |                 |  |  |  |  |
|                     | he PWM Genera  |   |                                    |                  | scaling circuit cl | ock, effectively | scaling the     |  |  |  |  |
|                     | uty cycle and per  |   |                                    | -                |                    |                  |                 |  |  |  |  |
| 2: In               | ut frequency of 500 MHz must be used for High-Resolution mode. |   |                                    |                  |                    |                  |                 |  |  |  |  |

### REGISTER 11-12: PGxCONL: PWM GENERATOR x CONTROL REGISTER LOW

# REGISTER 11-13: PGxCONH: PWM GENERATOR x CONTROL REGISTER HIGH

| R/W-0                   | R/W-0  | R/W-0   | U-0   | R/W-0                               | R/W-0                                     | R/W-0                    | R/W-0                   |
|-------------------------|--|---|---|-------------------------------------|---|--------------------------|-------------------------|
| MDCSE                   | L MPERSEL  | MPHSEL  | _   | MSTEN                               | UPDMOD2                                   | UPDMOD1                  | UPDMODO                 |
| oit 15                  |  |   |   |                                     |   |                          | bit                     |
| r-0                     | R/W-0  | U-0   | U-0   | R/W-0                               | R/W-0                                     | R/W-0                    | R/W-0                   |
|                         | TRGMOD   | _   |   | SOCS3 <sup>(1,2,3)</sup>            | SOCS2 <sup>(1,2,3)</sup>                  | SOCS1 <sup>(1,2,3)</sup> | SOCS0 <sup>(1,2,3</sup> |
| bit 7                   | The second secon |   |   |                                     | 00002                                     |                          | bit                     |
|                         |  | r = Reserved  | L:4   |                                     |   |                          |                         |
| Legend:                 |  |   |   | LI – Linimalam                      | antad hit raad aa                         | <b>'O'</b>               |                         |
| R = Reada<br>-n = Value |  | W = Writable<br>'1' = Bit is set                            |   | 0 = Onimpleme<br>'0' = Bit is clear | ented bit, read as                        | v<br>x = Bit is unkne    |                         |
| n = value               | alPOR  | I = BILIS SE  |   | 0 = Bit is clear                    | ed  | x = Bit is unkno         | JWN                     |
| oit 15                  |  | laster Duty Cy<br>enerator uses                             | -   |                                     |   |                          |                         |
|                         | 0 = PWM G  | enerator uses   | PGxDC reg                                   | ister                               |   |                          |                         |
| oit 14                  |  | Master Period   | 0   |                                     |   |                          |                         |
|                         |  | enerator uses<br>enerator uses                              | Ų   |                                     |   |                          |                         |
| oit 13                  | MPHSEL: M  | laster Phase I  | Register Sele                               | ect bit                             |   |                          |                         |
|                         |  | enerator uses<br>enerator uses                              |   | 0                                   |   |                          |                         |
| oit 12                  | Unimpleme  | nted: Read a  | <b>s</b> 'O'                                |                                     |   |                          |                         |
| oit 11                  | MSTEN: Ma  | ster Update E   | nable bit                                   |                                     |   |                          |                         |
|                         | 1 = PWM G  |   |   | are set/clear of t                  | he UPDREQ stat                            | us bit and EOC           | signal to oth           |
|                         | 0 = PWM G  | enerator does   | not broadca                                 | ast the UPDREQ                      | status bit state or                       | r EOC signal             |                         |
| bit 10-8                | 011 = Slave<br>Data<br>Maste<br>Gene   | ed immediate (<br>registers imm<br>er update requ<br>rator. | update<br>ediately, or a<br>est will be tra |                                     | ts<br>le, when a Maste<br>EN = 1 and UPDA |                          |                         |
|                         | Data<br>reque  | est will be tran  | tart of next                                |                                     | · update request<br>PDATE = 1 for the     |                          |                         |
|                         | Data<br>be cle   | eared automa  | ically after th                             |                                     | ble, if UPDATE =<br>(UPDATE = 1).         |                          |                         |
|                         |  |   |   |                                     | ATE = $1$ . The UP                        | DATE status bit          | will be cleare          |
| bit 7                   | Reserved: N  | Maintain as '0'   |   |                                     |   |                          |                         |
| Note 1:                 | The PCI selecte<br>SOCS[3:0] bits  |   |   |                                     | 'd with the select                        | ed SOC signal ı          | per the                 |
| 2:                      | The source sele  | ected by the S<br>t, the source                             | OCS[3:0] bit<br>nust be rout                | s MUST operate<br>ed through the P  | from the same cl<br>Cl Sync logic so t    |                          |                         |
| 3.                      | -  |   |   |                                     | 4 and PG5-PG8,                            | if available An          | vanorator               |

**3:** PWM Generators are grouped into groups of four: PG1-PG4 and PG5-PG8, if available. Any generator within a group of four may be used to trigger another generator within the same group.

### **REGISTER 11-13: PGxCONH: PWM GENERATOR x CONTROL REGISTER HIGH (CONTINUED)**

- bit 6 TRGMOD: PWM Generator Trigger Mode Selection bit
  - 1 = PWM Generator operates in Retriggerable mode
  - 0 = PWM Generator operates in Single Trigger mode
- bit 5-4 Unimplemented: Read as '0'
- bit 3-0 **SOCS[3:0]:** Start-of-Cycle Selection bits<sup>(1,2,3)</sup>
  - 1111 = TRIG bit or PCI Sync function only (no hardware trigger source is selected) 1110-0101 = Reserved
  - 0100 = Trigger output selected by PG4 PGTRGSEL[2:0] bits (PGxEVTL[2:0])
  - 0011 = Trigger output selected by PG3 PGTRGSEL[2:0] bits (PGxEVTL[2:0])
  - 0010 = Trigger output selected by PG2 PGTRGSEL[2:0] bits (PGxEVTL[2:0])
  - 0001 = Trigger output selected by PG1 PGTRGSEL[2:0] bits (PGxEVTL[2:0])
  - 0000 = Local EOC PWM Generator is self-triggered
- **Note 1:** The PCI selected Sync signal is always available to be OR'd with the selected SOC signal per the SOCS[3:0] bits if the PCI Sync function is enabled.
  - 2: The source selected by the SOCS[3:0] bits MUST operate from the same clock source as the local PWM Generator. If not, the source must be routed through the PCI Sync logic so the trigger signal may be synchronized to the PWM Generator clock domain.
  - **3:** PWM Generators are grouped into groups of four: PG1-PG4 and PG5-PG8, if available. Any generator within a group of four may be used to trigger another generator within the same group.

# REGISTER 11-14: PGxSTAT: PWM GENERATOR x STATUS REGISTER

| HS/C-0 | HS/C-0 | HS/C-0 | HS/C-0 | R-0  | R-0    | R-0   | R-0   |
|--------|--------|--------|--------|------|--------|-------|-------|
| SEVT   | FLTEVT | CLEVT  | FFEVT  | SACT | FLTACT | CLACT | FFACT |
| bit 15 |        |        |        |      |        |       | bit 8 |
|        |        |        |        |      |        |       |       |

| W-0   | W-0   | HS/R/W-0           | R-0    | W-0    | R-0   | R-0    | R-0   |
|-------|-------|--------------------|--------|--------|-------|--------|-------|
| TRSET | TRCLR | CAP <sup>(1)</sup> | UPDATE | UPDREQ | STEER | CAHALF | TRIG  |
| bit 7 |       |                    |        |        |       |        | bit 0 |

| Legend:           | C = Clearable bit | HS = Hardware Settable bit         |                    |  |
|-------------------|-------------------|------------------------------------|--------------------|--|
| R = Readable bit  | W = Writable bit  | '0' = Bit is cleared               | x = Bit is unknown |  |
| -n = Value at POR | '1' = Bit is set  | U = Unimplemented bit, read as '0' |                    |  |

| bit 15 | SEVT: PCI Sync Event bit   |
|--------|--|
|        | <ul> <li>1 = A PCI Sync event has occurred (rising edge on PCI Sync output or PCI Sync output is high when<br/>module is enabled)</li> </ul>   |
|        | 0 = No PCI Sync event has occurred   |
| bit 14 | FLTEVT: PCI Fault Active Status bit  |
|        | <ul> <li>1 = A Fault event has occurred (rising edge on PCI Fault output or PCI Fault output is high when module<br/>is enabled)</li> </ul>  |
|        | 0 = No Fault event has occurred  |
| bit 13 | CLEVT: PCI Current Limit Status bit  |
|        | 1 = A PCI current limit event has occurred (rising edge on PCI current limit output or PCI current limit output is high when module is enabled)  |
|        | 0 = No PCI current limit event has occurred  |
| bit 12 | FFEVT: PCI Feed-Forward Active Status bit  |
|        | <ul> <li>1 = A PCI feed-forward event has occurred (rising edge on PCI feed-forward output or PCI feed-forward<br/>output is high when module is enabled)</li> </ul>                         |
|        | 0 = No PCI feed-forward event has occurred   |
| bit 11 | SACT: PCI Sync Status bit  |
|        | 1 = PCI Sync output is active  |
|        | 0 = PCI Sync output is inactive  |
| bit 10 | FLTACT: PCI Fault Active Status bit  |
|        | 1 = PCI Fault output is active   |
|        | 0 = PCI Fault output is inactive   |
| bit 9  | CLACT: PCI Current Limit Status bit  |
|        | <ul> <li>1 = PCI current limit output is active</li> <li>0 = PCI current limit output is inactive</li> </ul>   |
| bit 8  | FFACT: PCI Feed-Forward Active Status bit  |
|        | 1 = PCI feed-forward output is active  |
|        | 0 = PCI feed-forward output is inactive  |
| bit 7  | TRSET: PWM Generator Software Trigger Set bit  |
|        | User software writes a '1' to this bit location to trigger a PWM Generator cycle. The bit location always reads as '0'. The TRIG bit will indicate '1' when the PWM Generator is triggered.  |
| bit 6  | TRCLR: PWM Generator Software Trigger Clear bit  |
|        | User software writes a '1' to this bit location to stop a PWM Generator cycle. The bit location always reads as '0'. The TRIG bit will indicate '0' when the PWM Generator is not triggered. |
|        |  |

# **Note 1:** User software may write a '1' to CAP as a request to initiate a software capture. The CAP status bit will be set when the capture event has occurred. No further captures will occur until CAP is cleared by software.

© 2018-2019 Microchip Technology Inc.

# **REGISTER 11-14: PGxSTAT: PWM GENERATOR x STATUS REGISTER (CONTINUED)**

| bit 5 | CAP: Capture Status bit <sup>(1)</sup>  |
|-------|---|
|       | <ul> <li>1 = PWM Generator time base value has been captured in PGxCAP</li> <li>0 = No capture has occurred</li> </ul>  |
| bit 4 | UPDATE: PWM Data Register Update Status/Control bit   |
|       | <ul> <li>1 = PWM Data register update is pending – user Data registers are not writable</li> <li>0 = No PWM Data register update is pending</li> </ul>  |
| bit 3 | UPDREQ: PWM Data Register Update Request bit  |
|       | User software writes a '1' to this bit location to request a PWM Data register update. The bit location always reads as '0'. The UPDATE status bit will indicate '1' when an update is pending. |
| bit 2 | STEER: Output Steering Status bit (Push-Pull Output mode only)  |
|       | <ul> <li>1 = PWM Generator is in 2nd cycle of Push-Pull mode</li> <li>0 = PWM Generator is in 1st cycle of Push-Pull mode</li> </ul>  |
| bit 1 | CAHALF: Half Cycle Status bit (Center-Aligned modes only)   |
|       | <ul> <li>1 = PWM Generator is in 2nd half of time base cycle</li> <li>0 = PWM Generator is in 1st half of time base cycle</li> </ul>  |
| bit 0 | TRIG: PWM Trigger Status bit  |
|       | <ul><li>1 = PWM Generator is triggered and PWM cycle is in progress</li><li>0 = No PWM cycle is in progress</li></ul>   |

**Note 1:** User software may write a '1' to CAP as a request to initiate a software capture. The CAP status bit will be set when the capture event has occurred. No further captures will occur until CAP is cleared by software.

| R/W-0        | R/W-0   | R/W-0  | R/W-0                                    | R/W-0   | R/W-0   | R/W-0             | R/W-0            |
|--------------|---|--|--|---|---|-------------------|------------------|
| CLMOD        | SWAP  | OVRENH   | OVRENL                                   | OVRDAT1   | OVRDAT0   | OSYNC1            | OSYNC0           |
| bit 15       |   |  |  |   |   |                   | bit              |
| R/W-0        | R/W-0   | R/W-0  | R/W-0                                    | R/W-0   | R/W-0   | R/W-0             | R/W-0            |
| FLTDAT1      | FLTDAT0   | CLDAT1   | CLDAT0                                   | FFDAT1  | FFDAT0  | DBDAT1            | DBDAT0           |
| bit 7        | TEIDATO   | OLDAIT   | OLD/110                                  | TT DATE   | TTDATO  | DDDATT            | bit              |
|              |   |  |  |   |   |                   |                  |
| Legend:      |   |  |  |   |   |                   |                  |
| R = Readab   |   | W = Writable I   | bit                                      |   | nented bit, read a  |                   |                  |
| -n = Value a | It POR  | '1' = Bit is set   |  | '0' = Bit is clea                                     | ared  | x = Bit is unkn   | own              |
| bit 15       | 1 = If PCI c<br>and the   | CLDAT[1:0] bits  | tive, then the<br>are not used           | I   | WMxL output sig   |                   | ed (bit flipping |
| bit 14       | 1 = The PW  | MxH signal is co   | nnected to the                           | nd PWMxL Dev<br>PWMxL pin and<br>ir respective pin    | the PWMxL signa   | l is connected to | the PWMxH p      |
| bit 13       | 1 = OVRDA   | lser Override Er<br>T1 provides dat<br>enerator provid               | a for output o                           | n the PWMxH p   | in  |                   |                  |
| bit 12       | 1 = OVRDA   | ser Override Er<br>T0 provides dat<br>enerator provid                | a for output o                           | n the PWMxL p   | in  |                   |                  |
| bit 11-10    | OVRDAT[1:   | <b>0]:</b> Data for PW<br>I = 1, then OVR                            | MxH/PWMxL<br>DAT1 provide                | •   |   |                   |                  |
| bit 9-8      | 11 = Reserv<br>10 = User o<br>UPDM<br>01 = User o<br>possibl<br>00 = User o | ed<br>output overrides<br>OD[2:0] bits in t<br>utput overrides<br>e) | via the OVF<br>he PGxCONH<br>via the OVR | I register<br>ENH/L and OV                            | trol bits<br>VRDAT[1:0] bits<br>RDAT[1:0] bits o<br>DAT[1:0] bits are s | ccur immediate    | ly (as soon a    |
| bit 7-6      | FLTDAT[1:0  | ]: Data for PWN<br>tive, then FLTD                                   | /IxH/PWMxL F<br>AT1 provides             | Pins if Fault Eve<br>data for PWMxH<br>data for PWMxL | ł.  |                   |                  |
| bit 5-4      | CLDAT[1:0]<br>If current lim  | : Data for PWM it is active, then                                    | xH/PWMxL P<br>CLDAT1 prov                |   | mit Event is Activ<br>WMxH.   | e bits            |                  |
| bit 3-2      | FFDAT[1:0]:<br>If feed-forwa  | Data for PWM:<br>Ind is active, the                                  | xH/PWMxL Pi<br>n FFDAT1 pro              |   | vard Event is Activ<br>PWMxH.   | ve bits           |                  |
| bit 1-0      | DBDAT[1:0]<br>If Debug mo   | : Data for PWM<br>de is active and                                   | xH/PWMxL P<br>device halted              | rins if Debug Mo<br>d, then DBDAT1                    | provides data fo  |                   |                  |

# REGISTER 11-15: PGxIOCONL: PWM GENERATOR x I/O CONTROL REGISTER LOW

|               | R/W-0  | R/W-0                                   | R/W-0                  | U-0               | U-0                | U-0             | R/W-0    |  |  |  |  |
|---------------|--|---|------------------------|-------------------|--------------------|-----------------|----------|--|--|--|--|
| —             | CAPSRC2 <sup>(1)</sup>   | CAPSRC1 <sup>(1)</sup>                  | CAPSRC0 <sup>(1)</sup> | —                 | _                  |                 | DTCMPSEL |  |  |  |  |
| bit 15        |  |   |                        |                   |                    |                 | bit 8    |  |  |  |  |
|               |  |   |                        |                   |                    |                 |          |  |  |  |  |
| U-0           | U-0  | R/W-0                                   | R/W-0                  | R/W-0             | R/W-0              | R/W-0           | R/W-0    |  |  |  |  |
| —             | _  | PMOD1                                   | PMOD0                  | PENH              | PENL               | POLH            | POLL     |  |  |  |  |
| bit 7         |  |   |                        |                   |                    |                 | bit C    |  |  |  |  |
| Legend:       |  |   |                        |                   |                    |                 |          |  |  |  |  |
| R = Readabl   | e hit  | W = Writable I                          | nit                    | II = Unimplem     | nented bit, read a | as 'O'          |          |  |  |  |  |
| -n = Value at |  | '1' = Bit is set                        |                        | '0' = Bit is clea |                    | x = Bit is unkr | nown     |  |  |  |  |
|               |  |   |                        |                   |                    |                 |          |  |  |  |  |
| bit 15        | Unimplemer   | nted: Read as '                         | o'                     |                   |                    |                 |          |  |  |  |  |
| bit 14-12     | -  | <b>)]:</b> Time Base C                  |                        | Selection bits    | (1)                |                 |          |  |  |  |  |
|               | 111 = Reser  | ved                                     |                        |                   |                    |                 |          |  |  |  |  |
|               | 110 = Reser  |   |                        |                   |                    |                 |          |  |  |  |  |
|               | 101 = Reserved   |   |                        |                   |                    |                 |          |  |  |  |  |
|               | <ul> <li>100 = Capture time base value at assertion of selected PCI Fault signal</li> <li>011 = Capture time base value at assertion of selected PCI current limit signal</li> </ul> |   |                        |                   |                    |                 |          |  |  |  |  |
|               | 010 = Capture time base value at assertion of selected PCI feed-forward signal   |   |                        |                   |                    |                 |          |  |  |  |  |
|               | <ul> <li>001 = Capture time base value at assertion of selected PCI Sync signal</li> <li>000 = No hardware source selected for time base capture – software only</li> </ul>          |   |                        |                   |                    |                 |          |  |  |  |  |
| bit 11-9      |  | rdware source s<br>nted: Read as 'i     |                        | e base capture    | e – soπware only   | 1               |          |  |  |  |  |
| bit 8         | -  |   |                        | loot hit          |                    |                 |          |  |  |  |  |
| DILO          |  | : Dead-Time Co                          |                        |                   | rward limit logic  |                 |          |  |  |  |  |
|               |  | ne compensatio                          |                        | •                 | •                  |                 |          |  |  |  |  |
| bit 7-6       | Unimplemer   | nted: Read as '                         | D'                     |                   |                    |                 |          |  |  |  |  |
| bit 5-4       | PMOD[1:0]:   | PWM Generato                            | r Output Mode          | Selection bits    |                    |                 |          |  |  |  |  |
|               | 11 = Reserved  |   |                        |                   |                    |                 |          |  |  |  |  |
|               |  | Generator output<br>Generator output    |                        |                   |                    |                 |          |  |  |  |  |
|               |  | Senerator outpu                         |                        |                   |                    |                 |          |  |  |  |  |
| bit 3         |  | IxH Output Port                         | -                      | · · ···)          |                    |                 |          |  |  |  |  |
|               | 1 = PWM Generator controls the PWMxH output pin  |   |                        |                   |                    |                 |          |  |  |  |  |
|               |  | enerator does n                         |                        |                   | pin                |                 |          |  |  |  |  |
| bit 2         | PENL: PWMxL Output Port Enable bit   |   |                        |                   |                    |                 |          |  |  |  |  |
|               |  | enerator control                        |                        |                   |                    |                 |          |  |  |  |  |
|               |  | enerator does n                         |                        | WMxL output       | pin                |                 |          |  |  |  |  |
| bit 1         |  | IxH Output Pola                         | rity bit               |                   |                    |                 |          |  |  |  |  |
|               |  | oin is active-low<br>oin is active-high | n                      |                   |                    |                 |          |  |  |  |  |
| bit 0         |  | xL Output Pola                          |                        |                   |                    |                 |          |  |  |  |  |
|               |  | in is active-low                        | ity bit                |                   |                    |                 |          |  |  |  |  |
|               |  | oin is active-high                      | ı                      |                   |                    |                 |          |  |  |  |  |
|               |  |   |                        |                   |                    |                 |          |  |  |  |  |

# REGISTER 11-16: PGxIOCONH: PWM GENERATOR x I/O CONTROL REGISTER HIGH

| R/W-0         | R/W-0  | R/W-0   | R/W-0          | R/W-0           | R/W-0                                | R/W-0                    | R/W-0                    |  |  |  |  |
|---------------|--|---|----------------|-----------------|--------------------------------------|--------------------------|--------------------------|--|--|--|--|
| ADTR1PS4      | ADTR1PS3   | ADTR1PS2  | ADTR1PS1       | ADTR1PS0        | ADTR1EN3                             | ADTR1EN2                 | ADTR1EN1                 |  |  |  |  |
| bit 15        |  |   |                |                 |                                      |                          | bit 8                    |  |  |  |  |
|               |  |   |                |                 |                                      |                          |                          |  |  |  |  |
| U-0           | U-0  | U-0   | R/W-0          | R/W-0           | R/W-0                                | R/W-0                    | R/W-0                    |  |  |  |  |
| —             | —  | —   | UPDTRG1        | UPDTRG0         | PGTRGSEL2 <sup>(1)</sup>             | PGTRGSEL1 <sup>(1)</sup> | PGTRGSEL0 <sup>(1)</sup> |  |  |  |  |
| bit 7         |  |   |                |                 |                                      |                          | bit 0                    |  |  |  |  |
|               |  |   |                |                 |                                      |                          |                          |  |  |  |  |
| Legend:       |  |   |                |                 |                                      |                          |                          |  |  |  |  |
| R = Readabl   | e bit  | W = Writable  | bit            | U = Unimple     | mented bit, read                     | l as '0'                 |                          |  |  |  |  |
| -n = Value at | POR  | '1' = Bit is set  |                | '0' = Bit is cl | eared                                | x = Bit is unknow        | wn                       |  |  |  |  |
|               |  |   |                |                 |                                      |                          |                          |  |  |  |  |
| bit 15-11     | ADTR1PS[4:   | :0]: ADC Trigg  | er 1 Postscale | er Selection b  | its                                  |                          |                          |  |  |  |  |
|               | 11111 <b>= 1:3</b> 2   | 2   |                |                 |                                      |                          |                          |  |  |  |  |
|               | <br>00010 = 1:3  |   |                |                 |                                      |                          |                          |  |  |  |  |
|               | 00001 = 1:2  |   |                |                 |                                      |                          |                          |  |  |  |  |
|               | 00000 = 1:1  |   |                |                 |                                      |                          |                          |  |  |  |  |
| bit 10        | ADTR1EN3:  | ADC Trigger 1   | Source is PC   | GxTRIGC Cor     | npare Event Ena                      | ble bit                  |                          |  |  |  |  |
|               |  | <ul> <li>PGxTRIGC register compare event is enabled as trigger source for ADC Trigger 1</li> <li>PGxTRIGC register compare event is disabled as trigger source for ADC Trigger 1</li> </ul> |                |                 |                                      |                          |                          |  |  |  |  |
| <b>h</b> :+ 0 |  | •   | •              |                 |                                      |                          |                          |  |  |  |  |
| bit 9         |  |   |                |                 | npare Event Ena<br>trigger source fo |                          |                          |  |  |  |  |
|               |  |   |                |                 | trigger source fo                    |                          |                          |  |  |  |  |
| bit 8         |  | •   | •              |                 | npare Event Ena                      |                          |                          |  |  |  |  |
|               |  |   |                |                 | trigger source fo                    |                          |                          |  |  |  |  |
|               | 0 = PGxTRI   | GA register co  | mpare event i  | s disabled as   | trigger source for                   | or ADC Trigger 1         |                          |  |  |  |  |
| bit 7-5       | Unimplemer   | nted: Read as   | '0'            |                 |                                      |                          |                          |  |  |  |  |
| bit 4-3       | UPDTRG[1:0   | <b>)]:</b> Update Trig  | ger Select bit | S               |                                      |                          |                          |  |  |  |  |
|               | <ul> <li>11 = A write of the PGxTRIGA register automatically sets the UPDATE bit</li> <li>10 = A write of the PGxPHASE register automatically sets the UPDATE bit</li> </ul> |   |                |                 |                                      |                          |                          |  |  |  |  |
|               |  |   |                |                 | sets the UPDATE bit                  | = bit                    |                          |  |  |  |  |
|               |  | ust set the UPI   |                |                 |                                      |                          |                          |  |  |  |  |
| bit 2-0       | PGTRGSEL   | [ <b>2:0]</b> : PWM Ge  | enerator Trigg | er Output Sel   | ection bits <sup>(1)</sup>           |                          |                          |  |  |  |  |
|               | 111 = Reser  |   |                |                 |                                      |                          |                          |  |  |  |  |
|               | 110 = Reser  |   |                |                 |                                      |                          |                          |  |  |  |  |
|               | 101 = Reser<br>100 = Reser   |   |                |                 |                                      |                          |                          |  |  |  |  |
|               |  | RIGC compare  | event is the l | PWM Genera      | tor trigger                          |                          |                          |  |  |  |  |
|               | 010 = PGxT   | RIGB compare  | event is the I | PWM Genera      | tor trigger                          |                          |                          |  |  |  |  |
|               |  | RIGA compare  |                |                 | tor trigger                          |                          |                          |  |  |  |  |
|               | 000 = EUC  | event is the PV   | vivi Generator | ulgger          |                                      |                          |                          |  |  |  |  |

#### REGISTER 11-17: PGxEVTL: PWM GENERATOR x EVENT REGISTER LOW

Note 1: These events are derived from the internal PWM Generator time base comparison events.

| R/W-0                 | R/W-0                | R/W-0                                 | R/W-0                                | U-0                | U-0              | R/W-0           | R/W-0        |
|-----------------------|----------------------|---------------------------------------|--------------------------------------|--------------------|------------------|-----------------|--------------|
| FLTIEN <sup>(1)</sup> | CLIEN <sup>(2)</sup> | FFIEN <sup>(3)</sup>                  | SIEN <sup>(4)</sup>                  | —                  | —                | IEVTSEL1        | IEVTSEL0     |
| bit 15                |                      |                                       |                                      |                    |                  |                 | bita         |
| R/W-0                 | R/W-0                | R/W-0                                 | R/W-0                                | R/W-0              | R/W-0            | R/W-0           | R/W-0        |
| ADTR2EN3              | -                    | ADTR2EN1                              | ADTR10FS4                            | ADTR10FS3          | ADTR10FS2        | ADTR10FS1       | ADTR10FS     |
| bit 7                 |                      |                                       |                                      |                    |                  |                 | bit (        |
| Legend:               |                      |                                       |                                      |                    |                  |                 |              |
| R = Readal            | ble bit              | W = Writable                          | bit                                  | U = Unimplem       | nented bit, read | as '0'          |              |
| -n = Value a          | at POR               | '1' = Bit is set                      |                                      | '0' = Bit is clea  | ared             | x = Bit is unkn | own          |
| bit 15                | FLTIEN: PCI          | Fault Interrupt                       | Enable bit <sup>(1)</sup>            |                    |                  |                 |              |
|                       | 1 = Fault inte       | errupt is enable<br>errupt is disable | d                                    |                    |                  |                 |              |
| bit 14                |                      | •                                     | terrupt Enable t                     | nit(2)             |                  |                 |              |
|                       |                      | imit interrupt is                     | •                                    |                    |                  |                 |              |
|                       |                      | imit interrupt is                     |                                      |                    |                  |                 |              |
| bit 13                | FFIEN: PCI F         | eed-Forward I                         | nterrupt Enable                      | bit <sup>(3)</sup> |                  |                 |              |
|                       |                      | ward interrupt i<br>ward interrupt i  |                                      |                    |                  |                 |              |
| bit 12                | SIEN: PCI Sy         | /nc Interrupt Er                      | nable bit <sup>(4)</sup>             |                    |                  |                 |              |
|                       |                      | errupt is enable                      |                                      |                    |                  |                 |              |
| h:+ 44 40             | •                    | errupt is disable                     |                                      |                    |                  |                 |              |
| bit 11-10             | -                    | ted: Read as '                        |                                      | _                  |                  |                 |              |
| bit 9-8               | -                    | - ·                                   | ent Selection bit<br>are disabled (S |                    | rrent limit and  | feed-forward    | events can h |
|                       |                      | idently enabled                       |                                      | Sync, i aut, cu    |                  | leeu-loi walu k |              |
|                       |                      |                                       | Trigger 1 even                       |                    |                  |                 |              |
|                       |                      | ts CPU at TRIC<br>ts CPU at EOC       | GA compare eve                       | ent                |                  |                 |              |
| bit 7                 |                      |                                       | ∕<br>Source is PGx⊺                  | RIGC Compan        | e Event Enable   | bit             |              |
|                       |                      |                                       | npare event is e                     | -                  |                  |                 |              |
|                       |                      |                                       | npare event is c                     |                    |                  |                 |              |
| bit 6                 | ADTR2EN2:            | ADC Trigger 2                         | Source is PGx                        | RIGB Compare       | e Event Enable   | bit             |              |
|                       |                      |                                       | npare event is e<br>npare event is d |                    |                  |                 |              |
| bit 5                 | ADTR2EN1:            | ADC Trigger 2                         | Source is PGx                        | RIGA Compare       | e Event Enable   | bit             |              |
|                       |                      |                                       | npare event is e<br>npare event is d |                    |                  |                 |              |
| bit 4-0               | =                    | 4:0]: ADC Trigge                      | ger 1 Offset Sel                     | ection bits        |                  |                 |              |
|                       |                      | et by 2 trigger                       |                                      |                    |                  |                 |              |
|                       |                      | et by 1 trigger                       |                                      |                    |                  |                 |              |
| Note 1:               | An interrupt is o    |                                       | on the rising ed                     | ge of the PCI F    | ault active sign | al.             |              |
|                       | An interrupt is o    |                                       | -                                    | -                  | -                |                 |              |
|                       | An interrupt is o    |                                       | -                                    | -                  |                  | -               |              |
|                       |                      |                                       |                                      |                    |                  |                 |              |

# REGISTER 11-18: PGxEVTH: PWM GENERATOR x EVENT REGISTER HIGH

# REGISTER 11-19: PGxyPCIL: PWM GENERATOR xy PCI REGISTER LOW (x = PWM GENERATOR #; y = F, CL, FF OR S)

|                       | (*   |                  | ,                               |                    | ,                  |                  |                   |  |  |  |
|-----------------------|--|------------------|---------------------------------|--------------------|--------------------|------------------|-------------------|--|--|--|
| R/W-0                 | R/W-0  | R/W-0            | R/W-0                           | R/W-0              | R/W-0              | R/W-0            | R/W-0             |  |  |  |
| TSYNCDIS              | TERM2  | TERM1            | TERM0                           | AQPS               | AQSS2              | AQSS1            | AQSS0             |  |  |  |
| bit 15                |  |                  |                                 |                    |                    |                  | bit 8             |  |  |  |
|                       |  |                  |                                 |                    |                    |                  |                   |  |  |  |
| R/W-0                 | R/W-0  | R/W-0            | R/W-0                           | R/W-0              | R/W-0              | R/W-0            | R/W-0             |  |  |  |
| SWTERM                | PSYNC  | PPS              | PSS4                            | PSS3               | PSS2               | PSS1             | PSS0              |  |  |  |
| bit 7                 |  |                  |                                 |                    |                    |                  | bit 0             |  |  |  |
| Lonordi               |  |                  |                                 |                    |                    |                  |                   |  |  |  |
| Legend:<br>R = Readal | ala hit  | W = Writable     | hit                             |                    | nented bit, read a |                  |                   |  |  |  |
| -n = Value a          |  | '1' = Bit is se  |                                 | '0' = Bit is cle   |                    | x = Bit is unkn  | own               |  |  |  |
|                       |  | 1 - Dit 13 30    |                                 |                    | arcu               |                  | lowin             |  |  |  |
| bit 15                | TSYNCOIS   | Termination S    | ynchronization                  | Disable bit        |                    |                  |                   |  |  |  |
|                       |  |                  | PCI occurs im                   |                    |                    |                  |                   |  |  |  |
|                       |  |                  | PCI occurs at                   | ,                  |                    |                  |                   |  |  |  |
| bit 14-12             | TERM[2:0]:   | Termination E    | vent Selection                  | bits               |                    |                  |                   |  |  |  |
|                       |  | ts PCI Source    |                                 |                    |                    |                  |                   |  |  |  |
|                       |  | ts PCI Source    |                                 |                    |                    |                  |                   |  |  |  |
|                       |  |                  | •                               | erator output se   | elected by the PV  | VMPCI[2:0] bits) |                   |  |  |  |
|                       | 100 = PGxTRIGC trigger event<br>011 = PGxTRIGB trigger event |                  |                                 |                    |                    |                  |                   |  |  |  |
|                       |  | RIGA trigger e   |                                 |                    |                    |                  |                   |  |  |  |
|                       | 001 = Auto-  | Terminate: Ter   | minate when P                   |                    | itions from active |                  |                   |  |  |  |
|                       |  |                  |                                 |                    | e SWTERM bit l     | ocation          |                   |  |  |  |
| bit 11                |  | -                | er Polarity Sele                | ect bit            |                    |                  |                   |  |  |  |
|                       | 1 = Inverted<br>0 = Not inve                                 |                  |                                 |                    |                    |                  |                   |  |  |  |
| hit 10 0              |  |                  | uslifier Course                 | Coloction bito     |                    |                  |                   |  |  |  |
| bit 10-8              |  | -                | ualifier Source                 |                    |                    |                  |                   |  |  |  |
|                       |  | ts PCI Source    | only (qualifier fo              |                    |                    |                  |                   |  |  |  |
|                       |  | ts PCI Source    |                                 |                    |                    |                  |                   |  |  |  |
|                       |  |                  | •                               | erator output se   | elected by the PV  | VMPCI[2:0] bits) |                   |  |  |  |
|                       |  | Generator is     | triggered                       |                    |                    |                  |                   |  |  |  |
|                       | 010 = LEB i  |                  | (base DWM G                     | enerator signal)   |                    |                  |                   |  |  |  |
|                       | -  | -                |                                 | ualifier forced to |                    |                  |                   |  |  |  |
| bit 7                 |  | PCI Software T   |                                 |                    | ,                  |                  |                   |  |  |  |
|                       | A write of '1'   | to this locatio  | n will produce a                | a termination ev   | ent. This bit loca | tion always read | <b>ls as</b> '0'. |  |  |  |
| bit 6                 | PSYNC: PC  | I Synchronizat   | tion Control bit                |                    |                    |                  |                   |  |  |  |
|                       |  |                  | nized to PWM<br>chronized to PV |                    |                    |                  |                   |  |  |  |
|                       | PPS: PCI PC  | plarity Select b | it                              |                    |                    |                  |                   |  |  |  |
| bit 5                 |  |                  |                                 |                    |                    |                  |                   |  |  |  |
| bit 5                 | 1 = Inverted<br>0 = Not inve                                 | 1                |                                 |                    |                    |                  |                   |  |  |  |

#### REGISTER 11-19: PGxyPCIL: PWM GENERATOR xy PCI REGISTER LOW (x = PWM GENERATOR #; y = F, CL, FF OR S) (CONTINUED)

- bit 4-0 **PSS[4:0]:** PCI Source Selection bits 11111 = CLC1 11110 = Reserved
  - 11101 = Comparator 3 output 11100 = Comparator 2 output
  - 11011 = Comparator 1 output
  - 11010 = PWM Event D
  - 11001 = PWM Event C
  - 11000 = PWM Event B
  - 10111 = PWM Event A
  - 10110 = Device pin, PCI[22]
  - 10101 = Device pin, PCI[21]
  - 10100 = Device pin, PCI[20]
  - 10011 = Device pin, PCI[19]
  - 10010 = RPn input, PCI18R
  - 10001 = RPn input, PCI17R 10000 = RPn input, PCI16R
  - 01111 = RPn input, PCI15R
  - 01111 = RPn input, PCI15R 01110 = RPn input, PCI14R
  - 01101 = RPn input, PCI14R
  - 01100 = RPn input, PCI12R
  - 01011 = RPn input, PCI11R
  - 01010 = RPn input, PCI10R
  - 01001 = RPn input, PCI9R
  - 01000 = RPn input, PCI8R
  - 00111 = Reserved
  - 00110 = Reserved
  - 00101 = Reserved
  - 00100 = Reserved
  - 00011 = Internally connected to Combo Trigger B
  - 00010 = Internally connected to Combo Trigger A
  - 00001 = Internally connected to the output of PWMPCI[2:0] MUX
  - 00000 = Tied to '0'

# REGISTER 11-20: PGxyPCIH: PWM GENERATOR xy PCI REGISTER HIGH (x = PWM GENERATOR #; y = F, CL, FF OR S)

|            | (X -  | - FVVIVI GEIN  | ERAIOR #, y  | - F, CL, FF (                    | JK 3)  |                   |                 |
|------------|---|--|--|----------------------------------|--|-------------------|-----------------|
| R/W-0      | R/W-0   | R/W-0  | R/W-0  | U-0                              | R/W-0  | R/W-0             | R/W-0           |
| BPEN       | BPSEL2 <sup>(1)</sup>   | BPSEL1 <sup>(1)</sup>  | BPSEL0 <sup>(1)</sup>                                  |                                  | ACP2   | ACP1              | ACP0            |
| bit 15     | •   |  |  |                                  |  |                   | bit 8           |
|            |   |  |  |                                  |  |                   |                 |
| R/W-0      | R/W-0   | R/W-0  | R/W-0  | R/W-0                            | R/W-0  | R/W-0             | R/W-0           |
| SWPCI      | SWPCIM1   | SWPCIM0  | LATMOD   | TQPS                             | TQSS2  | TQSS1             | TQSS0           |
| bit 7      |   |  |  |                                  |  |                   | bit 0           |
|            |   |  |  |                                  |  |                   |                 |
| Legend:    |   |  |  |                                  |  |                   |                 |
| R = Reada  | ble bit   | W = Writable   | bit  | U = Unimplen                     | nented bit, read a   | as 'O'            |                 |
| -n = Value | at POR  | '1' = Bit is set   | t  | '0' = Bit is clea                | ared   | x = Bit is unkr   | nown            |
| bit 15     | 1 = PCI function  |  | d and local PC<br>enerator select                      |                                  | sed; PWM Gene<br>EL[2:0] bits  | erator will be co | ntrolled by PCI |
| bit 14-12  |   |  | Source Selection                                       | n bits <sup>(1)</sup>            |  |                   |                 |
|            | 010 = PCI co<br>001 = PCI co  | ontrol is source<br>ontrol is source<br>ontrol is source     | ed from PWM G<br>ed from PWM G                         | Generator 3 PC<br>Generator 2 PC | l logic when BPE<br>l logic when BPE<br>l logic when BPE<br>l logic when BPE | N = 1<br>N = 1    |                 |
| bit 11     | Unimpleme   | nted: Read as  | '0'  |                                  |  |                   |                 |
| bit 10-8   | ACP[2:0]: P   | CI Acceptance  | Criteria Select  | ion bits                         |  |                   |                 |
|            | 111 = Reser<br>110 = Reser<br>101 = Latche<br>100 = Latche<br>011 = Latche<br>010 = Any e<br>001 = Rising<br>000 = Level- | rved<br>ed any edge<br>ed rising edge<br>ed<br>dge<br>g edge |  |                                  |  |                   |                 |
| bit 7      | SWPCI: Soft   | ware PCI Con   | trol bit   |                                  |  |                   |                 |
|            |   |  |  |                                  | [1:0] control bits<br>[1:0] control bits                                     |                   |                 |
| bit 6-5    | SWPCIM[1:0  | 0]: Software P   | CI Control Mode  | e bits                           |  |                   |                 |
|            | 01 = SWPCI  | l bit is assigned<br>I bit is assigned                       | d to termination<br>d to acceptance<br>d to PCI accept | qualifier logic                  |  |                   |                 |
| bit 4      | LATMOD: P   | CI SR Latch M  | lode bit   |                                  |  |                   |                 |
|            |   |  | iinant in Latcheo<br>ant in Latched A                  |                                  |  |                   |                 |
| bit 3      | TQPS: Term  | ination Qualifie   | er Polarity Selec                                      | ct bit                           |  |                   |                 |
|            | 1 = Inverted<br>0 = Not inve  |  |  |                                  |  |                   |                 |
|            | o   |  |  |                                  |  |                   |                 |

Note 1: Selects '0' if selected PWM Generator is not present.

# REGISTER 11-20: PGxyPCIH: PWM GENERATOR xy PCI REGISTER HIGH (x = PWM GENERATOR #; y = F, CL, FF OR S) (CONTINUED)

- bit 2-0 **TQSS[2:0]:** Termination Qualifier Source Selection bits
  - 111 = SWPCI control bit only (qualifier forced to '0')
  - 110 = Selects PCI Source #9
  - 101 = Selects PCI Source #8
  - 100 = Selects PCI Source #1 (PWM Generator output selected by the PWMPCI[2:0] bits)
  - 011 = PWM Generator is triggered
  - 010 = LEB is active
  - 001 = Duty cycle is active (base PWM Generator signal)
  - 000 = No termination qualifier used (qualifier forced to '1')
- Note 1: Selects '0' if selected PWM Generator is not present.

#### REGISTER 11-21: PGxLEBL: PWM GENERATOR x LEADING-EDGE BLANKING REGISTER LOW

| R/W-0                             | R/W-0 | R/W-0            | R/W-0                              | R/W-0                 | R/W-0                | R/W-0           | R/W-0      |
|-----------------------------------|-------|------------------|------------------------------------|-----------------------|----------------------|-----------------|------------|
|                                   |       |                  | LE                                 | B[15:8]               |                      |                 |            |
| bit 15                            |       |                  |                                    |                       |                      |                 | bit 8      |
| DAMA                              | DAMO  | DAAL O           |                                    | DAVO                  |                      |                 | <b>D</b> 0 |
| R/W-0                             | R/W-0 | R/W-0            | R/W-0                              | R/W-0                 | R-0                  | R-0             | R-0        |
|                                   |       |                  | LE                                 | B[7:0] <sup>(1)</sup> |                      |                 |            |
| bit 7                             |       |                  |                                    |                       |                      |                 | bit 0      |
|                                   |       |                  |                                    |                       |                      |                 |            |
| Legend:                           |       |                  |                                    |                       |                      |                 |            |
| R = Readable bit W = Writable bit |       | pit              | U = Unimplemented bit, read as '0' |                       |                      |                 |            |
| -n = Value at POR '1' =           |       | '1' = Bit is set | '1' = Bit is set                   |                       | '0' = Bit is cleared |                 | own        |
|                                   | FUR   |                  |                                    |                       | aieu                 | x = Bit is unkn | OWIT       |

bit 15-0 LEB[15:0]: Leading-Edge Blanking Period bits<sup>(1)</sup> Leading-Edge Blanking period. The three LSBs of the blanking time are not used, providing a blanking resolution of eight clock periods. The minimum blanking period is eight clock periods, which occurs when LEB[15:3] = 0.

Note 1: Bits[2:0] are read-only and always remain as '0'.

| U-0        | U-0        | U-0  | U-0               | U-0            | R/W-0                  | R/W-0                  | R/W-0                  |  |  |  |  |
|------------|------------|--|-------------------|----------------|------------------------|------------------------|------------------------|--|--|--|--|
| —          | _          | —  | —                 | —              | PWMPCI2 <sup>(1)</sup> | PWMPCI1 <sup>(1)</sup> | PWMPCI0 <sup>(1)</sup> |  |  |  |  |
| bit 15     |            |  |                   |                |                        |                        | bit                    |  |  |  |  |
|            |            |  |                   |                |                        |                        |                        |  |  |  |  |
| U-0        | U-0        | U-0  | U-0               | R/W-0          | R/W-0                  | R/W-0                  | R/W-0                  |  |  |  |  |
|            |            | —  | —                 | PHR            | PHF                    | PLR                    | PLF                    |  |  |  |  |
| bit 7      |            |  |                   |                |                        |                        | bit                    |  |  |  |  |
| Legend:    |            |  |                   |                |                        |                        |                        |  |  |  |  |
| R = Read   | lable bit  | W = Writable   | e bit             | U = Unimple    | emented bit, read      | as '0'                 |                        |  |  |  |  |
| -n = Value | e at POR   | '1' = Bit is se  | t                 | '0' = Bit is c | leared                 | x = Bit is unknow      | wn                     |  |  |  |  |
|            |            |  |                   |                |                        |                        |                        |  |  |  |  |
| bit 15-11  | -          | ented: Read a  |                   | (4)            |                        |                        |                        |  |  |  |  |
| bit 10-8   | =          | :0]: PWM Sou   | rce for PCI Se    | election bits  |                        |                        |                        |  |  |  |  |
|            |            | 111-100 <b>= Reserved</b>  |                   |                |                        |                        |                        |  |  |  |  |
|            |            | 011 = PWM Generator #4 output is made available to PCI logic   |                   |                |                        |                        |                        |  |  |  |  |
|            |            | 010 = PWM Generator #3 output is made available to PCI logic<br>001 = PWM Generator #2 output is made available to PCI logic |                   |                |                        |                        |                        |  |  |  |  |
|            |            | M Generator #<br>M Generator #   |                   |                |                        |                        |                        |  |  |  |  |
| bit 7-4    |            | ented: Read a  | •                 |                | IO PCI logic           |                        |                        |  |  |  |  |
| bit 3      | •          | IXH Rising Edg   |                   | hla hit        |                        |                        |                        |  |  |  |  |
| DIL D      |            | edge of PWM  |                   |                | tion counter           |                        |                        |  |  |  |  |
|            |            | nores the rising   |                   |                | lion counter           |                        |                        |  |  |  |  |
| bit 2      | •          | xH Falling Edg   |                   |                |                        |                        |                        |  |  |  |  |
|            |            | edge of PWM  |                   |                | tion counter           |                        |                        |  |  |  |  |
|            |            | nores the fallin   |                   |                |                        |                        |                        |  |  |  |  |
| bit 1      | PLR: PWM   | xL Rising Edge   | e Trigger Enal    | ole bit        |                        |                        |                        |  |  |  |  |
|            | 1 = Rising | edge of PWM  | L will trigger t  | he LEB durat   | tion counter           |                        |                        |  |  |  |  |
|            | 0 = LEB ig | nores the rising   | g edge of PW      | MxL            |                        |                        |                        |  |  |  |  |
| bit 0      | PLF: PWM   | xL Falling Edg   | e Trigger Enal    | ole bit        |                        |                        |                        |  |  |  |  |
|            |            | edge of PWM  |                   |                | tion counter           |                        |                        |  |  |  |  |
|            | 0 = LEB ig | nores the fallin   | g edge of PW      | MxL            |                        |                        |                        |  |  |  |  |
|            |            |  |                   |                |                        |                        |                        |  |  |  |  |
| Note 1:    |            |  |                   |                | e LEB counter. T       |                        |                        |  |  |  |  |
| Note 1:    |            | l input, PCI qua   | alifier, PCI terr | ninator or PC  | I terminator quali     |                        |                        |  |  |  |  |

#### REGISTER 11-22: PGxLEBH: PWM GENERATOR x LEADING-EDGE BLANKING REGISTER HIGH
#### REGISTER 11-23: PGxPHASE: PWM GENERATOR x PHASE REGISTER

| R/W-0                              | R/W-0 | R/W-0           | R/W-0                                  | R/W-0        | R/W-0           | R/W-0     | R/W-0  |
|------------------------------------|-------|-----------------|--|--------------|-----------------|-----------|--------|
|                                    |       |                 | PGxPI                                  | HASE[15:8]   |                 |           |        |
| bit 15                             |       |                 |  |              |                 |           | bit 8  |
|                                    |       |                 |  | 5444.6       |                 | -         | 5444.6 |
| R/W-0                              | R/W-0 | R/W-0           | R/W-0                                  | R/W-0        | R/W-0           | R/W-0     | R/W-0  |
|                                    |       |                 | PGxP                                   | HASE[7:0]    |                 |           |        |
| bit 7                              |       |                 |  |              |                 |           | bit 0  |
|                                    |       |                 |  |              |                 |           |        |
| Legend:                            |       |                 |  |              |                 |           |        |
| R = Readable                       | e bit | W = Writable bi | t                                      | U = Unimplen | nented bit, rea | ad as '0' |        |
| -n = Value at POR '1' = Bit is set |       |                 | '0' = Bit is cleared x = Bit is unknow |              |                 | own       |        |

bit 15-0 PGxPHASE[15:0]: PWM Generator x Phase Register bits

## REGISTER 11-24: PGxDC: PWM GENERATOR x DUTY CYCLE REGISTER

| R/W-0                              | R/W-0 | R/W-0 | R/W-0                                  | R/W-0                   | R/W-0           | R/W-0    | R/W-0 |
|------------------------------------|-------|-------|--|-------------------------|-----------------|----------|-------|
|                                    |       |       | PGxD                                   | 0C[15:8] <sup>(1)</sup> |                 |          |       |
| bit 15                             |       |       |  |                         |                 |          | bit 8 |
| DAMO                               |       |       | D/// 0                                 |                         | DAMA            | DAMA     | DAMO  |
| R/W-0                              | R/W-0 | R/W-0 | R/W-0                                  | R/W-0                   | R/W-0           | R/W-0    | R/W-0 |
|                                    |       |       | PGxl                                   | DC[7:0] <sup>(1)</sup>  |                 |          |       |
| bit 7                              |       |       |  |                         |                 |          | bit 0 |
| Legend:                            |       |       |  |                         |                 |          |       |
| R = Readable bit W = Writable bit  |       |       | oit                                    | U = Unimplem            | nented bit, rea | d as '0' |       |
| -n = Value at POR '1' = Bit is set |       |       | '0' = Bit is cleared x = Bit is unknow |                         | own             |          |       |

bit 15-0 **PGxDC[15:0]:** PWM Generator x Duty Cycle Register bits<sup>(1)</sup>

Note 1: Duty cycle values less than '0x0008' should not be used ('0x0020' in High-Resolution mode).

## REGISTER 11-25: PGxDCA: PWM GENERATOR x DUTY CYCLE ADJUSTMENT REGISTER

| Legend: |       |          |       |         |       |       |       |
|---------|-------|----------|-------|---------|-------|-------|-------|
| bit 7   |       |          |       |         |       |       | bit 0 |
|         |       |          | PGxD  | CA[7:0] |       |       |       |
| R/W-0   | R/W-0 | R/W-0    | R/W-0 | R/W-0   | R/W-0 | R/W-0 | R/W-0 |
| bit 15  |       |          |       |         |       |       | bit 8 |
| —       |       | <u> </u> |       | —       | _     |       |       |
| U-0     | U-0   | U-0      | U-0   | U-0     | U-0   | U-0   | U-0   |

| R = Readable bit  | W = Writable bit | U = Unimplemented bit, | read as '0'        |  |
|-------------------|------------------|------------------------|--------------------|--|
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared   | x = Bit is unknown |  |

#### bit 15-8 Unimplemented: Read as '0'

bit 7-0 **PGxDCA[7:0]:** PWM Generator x Duty Cycle Adjustment Value bits Depending on the state of the selected PCI source, the PGxDCA value will be added to the value in the PGxDC register to create the effective duty cycle. When the PCI source is active, PGxDCA is added.

## REGISTER 11-26: PGxPER: PWM GENERATOR x PERIOD REGISTER

| R/W-0                              | R/W-0 | R/W-0       | R/W-0   | R/W-0   | R/W-0  | R/W-0  |
|------------------------------------|-------|-------------|---|---|--|--|
|                                    |       | PGxP        | 'ER[15:8] <sup>(1)</sup>                                    |   |  |  |
|                                    |       |             |   |   |  | bit 8  |
| R/W-0                              | R/W-0 | R/W-0       | R/W-0   | R/W-0   | R/W-0  | R/W-0  |
|                                    |       | PGxF        | PER[7:0] <sup>(1)</sup>                                     |   |  |  |
|                                    |       |             |   |   |  | bit 0  |
|                                    |       |             |   |   |  |  |
|                                    |       |             |   |   |  |  |
| R = Readable bit W = Writable bit  |       | oit         | U = Unimplemented bit, read as '0'                          |   |  |  |
| -n = Value at POR '1' = Bit is set |       |             | '0' = Bit is cleared x = Bit i                              |   | x = Bit is unkn  | own  |
|                                    | R/W-0 | R/W-0 R/W-0 | PGxP<br>R/W-0 R/W-0 R/W-0<br>PGxF<br>e bit W = Writable bit | PGxPER[15:8] <sup>(1)</sup><br>R/W-0 R/W-0 R/W-0<br>PGxPER[7:0] <sup>(1)</sup><br>e bit W = Writable bit U = Unimplem | $PGxPER[15:8]^{(1)}$ $R/W-0 \qquad R/W-0 \qquad R/W-0 \qquad R/W-0$ $PGxPER[7:0]^{(1)}$ e bit W = Writable bit U = Unimplemented bit, real | $PGxPER[15:8]^{(1)}$ $R/W-0 \qquad R/W-0 \qquad R/W-0 \qquad R/W-0 \qquad R/W-0$ $PGxPER[7:0]^{(1)}$ e bit W = Writable bit U = Unimplemented bit, read as '0' |

#### bit 15-0 **PGxPER[15:0]:** PWM Generator x Period Register bits<sup>(1)</sup>

**Note 1:** Period values less than '0x0010' should not be used ('0x0080' in High-Resolution mode).

# REGISTER 11-27: PGxTRIGA: PWM GENERATOR x TRIGGER A REGISTER

| R/W-0                              | R/W-0 | R/W-0 | R/W-0                                  | R/W-0                              | R/W-0 | R/W-0 | R/W-0 |  |
|------------------------------------|-------|-------|--|------------------------------------|-------|-------|-------|--|
|                                    |       |       | PGxT                                   | RIGA[15:8]                         |       |       |       |  |
| bit 15                             |       |       |  |                                    |       |       | bit 8 |  |
|                                    |       |       |  |                                    |       |       |       |  |
| R/W-0                              | R/W-0 | R/W-0 | R/W-0                                  | R/W-0                              | R/W-0 | R/W-0 | R/W-0 |  |
|                                    |       |       | PGx1                                   | [RIGA[7:0]                         |       |       |       |  |
| bit 7                              |       |       |  |                                    |       |       | bit 0 |  |
|                                    |       |       |  |                                    |       |       |       |  |
| Legend:                            |       |       |  |                                    |       |       |       |  |
| R = Readable bit W = Writable bit  |       |       | it                                     | U = Unimplemented bit, read as '0' |       |       |       |  |
| -n = Value at POR '1' = Bit is set |       |       | '0' = Bit is cleared x = Bit is unknow |                                    |       | iown  |       |  |
|                                    |       |       |  |                                    |       |       |       |  |

bit 15-0 **PGxTRIGA[15:0]:** PWM Generator x Trigger A Register bits

## REGISTER 11-28: PGxTRIGB: PWM GENERATOR x TRIGGER B REGISTER

| R/W-0                              | R/W-0 | R/W-0 | R/W-0                                  | R/W-0                              | R/W-0 | R/W-0 | R/W-0 |  |
|------------------------------------|-------|-------|--|------------------------------------|-------|-------|-------|--|
|                                    |       |       | PGxT                                   | RIGB[15:8]                         |       |       |       |  |
| bit 15                             |       |       |  |                                    |       |       | bit 8 |  |
| R/W-0                              | R/W-0 | R/W-0 | R/W-0                                  | R/W-0                              | R/W-0 | R/W-0 | R/W-0 |  |
|                                    |       |       | PGx1                                   | RIGB[7:0]                          |       |       | -     |  |
| bit 7                              |       |       |  |                                    |       |       | bit 0 |  |
| Legend:                            |       |       |  |                                    |       |       |       |  |
| R = Readable bit W = Writable bit  |       |       |  | U = Unimplemented bit, read as '0' |       |       |       |  |
| -n = Value at POR '1' = Bit is set |       |       | '0' = Bit is cleared x = Bit is unknow |                                    |       | own   |       |  |

bit 15-0 **PGxTRIGB[15:0]:** PWM Generator x Trigger B Register bits

#### **REGISTER 11-29: PGxTRIGC: PWM GENERATOR x TRIGGER C REGISTER**

| R/W-0                              | R/W-0 | R/W-0 | R/W-0                                   | R/W-0        | R/W-0           | R/W-0    | R/W-0 |
|------------------------------------|-------|-------|---|--------------|-----------------|----------|-------|
|                                    |       |       | PGxT                                    | RIGC[15:8]   |                 |          |       |
| bit 15                             |       |       |   |              |                 |          | bit 8 |
| R/W-0                              | R/W-0 | R/W-0 | R/W-0                                   | R/W-0        | R/W-0           | R/W-0    | R/W-0 |
|                                    |       |       | PGxT                                    | RIGC[7:0]    |                 |          |       |
| bit 7                              |       |       |   |              |                 |          | bit 0 |
| Legend:                            |       |       |   |              |                 |          |       |
| R = Readable bit W = Writable bit  |       |       | t                                       | U = Unimplen | nented bit, rea | d as '0' |       |
| -n = Value at POR '1' = Bit is set |       |       | '0' = Bit is cleared x = Bit is unknown |              |                 | own      |       |

bit 15-0 **PGxTRIGC[15:0]:** PWM Generator x Trigger C Register bits

## REGISTER 11-30: PGxDTL: PWM GENERATOR x DEAD-TIME REGISTER LOW

| U-0           | U-0   | R/W-0            | R/W-0 | R/W-0                                   | R/W-0               | R/W-0     | R/W-0 |  |
|---------------|-------|------------------|-------|---|---------------------|-----------|-------|--|
| _             | _     |                  |       | DTL[13                                  | 3:8] <sup>(1)</sup> |           |       |  |
| bit 15        |       |                  |       |   |                     |           | bit 8 |  |
| R/W-0         | R/W-0 | R/W-0            | R/W-0 | R/W-0                                   | R/W-0               | R/W-0     | R/W-0 |  |
|               |       |                  | D     | TL[7:0]                                 |                     |           |       |  |
| bit 7         |       |                  |       |   |                     |           | bit 0 |  |
| Legend:       |       |                  |       |   |                     |           |       |  |
| -             |       |                  |       |   |                     |           |       |  |
| R = Readable  | e bit | W = Writable bit | I     | U = Unimpleme                           | ented bit, rea      | id as '0' |       |  |
| -n = Value at | POR   | '1' = Bit is set |       | '0' = Bit is cleared x = Bit is unknown |                     |           |       |  |

bit 15-14 **Unimplemented:** Read as '0'

bit 13-0 DTL[13:0]: PWMxL Dead-Time Delay bits<sup>(1)</sup>

**Note 1:** DTL[13:11] bits are not available when HREN (PGxCONL[7]) = 0.

## REGISTER 11-31: PGxDTH: PWM GENERATOR x DEAD-TIME REGISTER HIGH

| U-0          | U-0   | R/W-0 | R/W-0                    | R/W-0  | R/W-0 | R/W-0 | R/W-0 |  |  |
|--------------|-------|-------|--------------------------|--------|-------|-------|-------|--|--|
| 0-0          | 0-0   | N/W-U | N/W-U                    | -      | -     | N/W-U | N/W-0 |  |  |
|              | —     |       | DTH[13:8] <sup>(1)</sup> |        |       |       |       |  |  |
| bit 15 bit 8 |       |       |                          |        |       |       |       |  |  |
|              |       |       |                          |        |       |       |       |  |  |
| R/W-0        | R/W-0 | R/W-0 | R/W-0                    | R/W-0  | R/W-0 | R/W-0 | R/W-0 |  |  |
|              |       |       | DT                       | H[7:0] |       |       |       |  |  |
| bit 7        |       |       |                          |        |       |       | bit 0 |  |  |
|              |       |       |                          |        |       |       |       |  |  |

| Legend:           |                  |                            |                    |
|-------------------|------------------|----------------------------|--------------------|
| R = Readable bit  | W = Writable bit | U = Unimplemented bit, rea | d as '0'           |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared       | x = Bit is unknown |

bit 15-14 Unimplemented: Read as '0'

bit 13-0 **DTH[13:0]:** PWMxH Dead-Time Delay bits<sup>(1)</sup>

**Note 1:** DTH[13:11] bits are not available when HREN (PGxCONL[7]) = 0.

| R-0                                | R-0 | R-0 | R-0                                 | R-0                                | R-0 | R-0  | R-0   |  |
|------------------------------------|-----|-----|-------------------------------------|------------------------------------|-----|------|-------|--|
|                                    |     |     | PGxC                                | AP[15:8]                           |     |      |       |  |
| bit 15                             |     |     |                                     |                                    |     |      | bit 8 |  |
|                                    |     |     |                                     |                                    |     |      |       |  |
| R-0                                | R-0 | R-0 | R-0                                 | R-0                                | R-0 | R-0  | R-0   |  |
|                                    |     |     | PGxCA                               | AP[7:0] <sup>(1)</sup>             |     |      |       |  |
| bit 7                              |     |     |                                     |                                    |     |      | bit 0 |  |
| Legend:                            |     |     |                                     |                                    |     |      |       |  |
| -                                  |     |     |                                     |                                    |     |      |       |  |
| R = Readable bit W = Writable bit  |     |     |                                     | U = Unimplemented bit, read as '0' |     |      |       |  |
| -n = Value at POR '1' = Bit is set |     |     | '0' = Bit is cleared x = Bit is unk |                                    |     | nown |       |  |

## REGISTER 11-32: PGxCAP: PWM GENERATOR x CAPTURE REGISTER

bit 15-0 **PGxCAP[15:0]:** PGx Time Base Capture bits<sup>(1)</sup>

Note 1: PGxCAP[1:0] will read as '0' in Standard Resolution mode. PGxCAP[4:0] will read as '0' in High-Resolution mode.

NOTES:

# 12.0 HIGH-SPEED, 12-BIT ANALOG-TO-DIGITAL CONVERTER (ADC)

- Note 1: This data sheet summarizes the features of the dsPIC33CK64MP105 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "12-Bit High-Speed, Multiple SARs A/D Converter (ADC)" (www.microchip.com/DS70005213) in the "dsPIC33/PIC24 Family Reference Manual".
  - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The dsPIC33CK64MP105 devices have a high-speed, 12-bit Analog-to-Digital Converter (ADC) that features a low conversion latency, high resolution and oversampling capabilities to improve performance in AC/DC, DC/DC power converters. The devices implement the ADC with three SAR cores, two dedicated and one shared.

# 12.1 ADC Features Overview

The High-Speed, 12-Bit Multiple SARs Analog-to-Digital Converter (ADC) includes the following features:

- Three ADC Cores: Two Dedicated Cores and One Shared (common) Core
- User-Configurable Resolution of up to 12 Bits for each Core
- Up to 3.5 Msps Conversion Rate per Channel at 12-Bit Resolution
- Low-Latency Conversion
- Up to 21 Analog Input Channels, with a Separate 16-Bit Conversion Result Register for each Input
- Conversion Result can be Formatted as Unsigned or Signed Data, on a per Channel Basis, for All Channels

- Simultaneous Sampling of up to Three Analog
   Inputs
- · Channel Scan Capability
- Multiple Conversion Trigger Options for each Core, including:
  - PWM triggers from CPU cores
  - MCCP/SCCP modules triggers
  - CLC modules triggers
  - External pin trigger event (ADTRG31)
  - Software trigger
- Four Integrated Digital Comparators with Dedicated Interrupts:
  - Multiple comparison options
  - Assignable to specific analog inputs
- Four Oversampling Filters with Dedicated Interrupts:
  - Provide increased resolution
  - Assignable to a specific analog input

The module consists of three independent SAR ADC cores. Simplified block diagrams of the Multiple SARs 12-Bit ADC are shown in Figure 12-1 and Figure 12-2.

The analog inputs (channels) are connected through multiplexers and switches to the Sample-and-Hold (S&H) circuit of each ADC core. The core uses the channel information (the output format, the Measurement mode and the input number) to process the analog sample. When conversion is complete, the result is stored in the result buffer for the specific analog input, and passed to the digital filter and digital comparator if they were configured to use data from this particular channel.

The ADC module can sample up to five inputs at a time (four inputs from the dedicated SAR cores and one from the shared SAR core). If multiple ADC inputs request conversion on the shared core, the module will convert them in a sequential manner, starting with the lowest order input.

The ADC provides each analog input the ability to specify its own trigger source. This capability allows the ADC to sample and convert analog inputs that are associated with PWM generators operating on independent time bases.

# dsPIC33CK64MP105 FAMILY











# 12.2 Temperature Sensor

The ADC channel, AN19, is connected to a forwardbiased diode. It can be used to measure a die temperature. This diode provides an output with a temperature coefficient of approximately -1.5 mV/C that can be monitored by the ADC. To get the exact gain and offset numbers, the two temperature points calibration is recommended.

## 12.3 Analog-to-Digital Converter Resources

Many useful resources are provided on the main product page of the Microchip website for the devices listed in this data sheet. This product page contains the latest updates and additional information.

## 12.3.1 KEY RESOURCES

- "12-Bit High-Speed, Multiple SARs A/D Converter (ADC)" (www.microchip.com/ DS70005213) in the "dsPIC33/PIC24 Family Reference Manual"
- Code Samples
- Application Notes
- · Software Libraries
- Webinars
- All Related "dsPIC33/PIC24 Family Reference Manual" Sections
- Development Tools

# 12.4 ADC Control/Status Registers

| R/W-0               | U-0 | R/W-0        | U-0 | r-0 | U-0 | U-0 | U-0   |
|---------------------|-----|--------------|-----|-----|-----|-----|-------|
| ADON <sup>(1)</sup> | —   | ADSIDL       | —   | —   | —   | —   | —     |
| bit 15              |     |              |     |     |     |     | bit 8 |
|                     |     |              |     |     |     |     |       |
| U-0                 | U-0 | U-0          | U-0 | U-0 | U-0 | U-0 | U-0   |
|                     | —   | —            | —   | —   | —   | _   | —     |
| bit 7               |     |              |     |     |     |     | bit 0 |
|                     |     |              |     |     |     |     |       |
| Legend:             |     | r = Reserved | bit |     |     |     |       |

#### REGISTER 12-1: ADCON1L: ADC CONTROL REGISTER 1 LOW

| Legend:           | r = Reserved bit |                       |                    |
|-------------------|------------------|-----------------------|--------------------|
| R = Readable bit  | W = Writable bit | U = Unimplemented bit | t, read as '0'     |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared  | x = Bit is unknown |

- 1 = ADC module is enabled 0 = ADC module is off
- bit 14 Unimplemented: Read as '0'
- bit 13 ADSIDL: ADC Stop in Idle Mode bit
  - 1 = Discontinues module operation when device enters Idle mode
  - 0 = Continues module operation in Idle mode
- bit 12 Unimplemented: Read as '0'
- bit 11 Reserved: Maintain as '0'
- bit 10-0 Unimplemented: Read as '0'
- **Note 1:** Set the ADON bit only after the ADC module has been configured. Changing ADC Configuration bits when ADON = 1 will result in unpredictable behavior.

| U-0          | U-0            | U-0              | U-0             | U-0               | U-0              | U-0             | U-0   |
|--------------|----------------|------------------|-----------------|-------------------|------------------|-----------------|-------|
| —            | —              | _                | —               | _                 | —                | —               |       |
| bit 15       |                |                  |                 |                   |                  |                 | bit 8 |
|              |                |                  |                 |                   |                  |                 |       |
| R/W-0        | R/W-1          | R/W-1            | U-0             | U-0               | U-0              | U-0             | U-0   |
| FORM         | SHRRES1        | SHRRES0          | —               | _                 |                  | —               |       |
| bit 7        |                |                  |                 |                   |                  |                 | bit 0 |
|              |                |                  |                 |                   |                  |                 |       |
| Legend:      |                |                  |                 |                   |                  |                 |       |
| R = Readab   | ole bit        | W = Writable I   | bit             | U = Unimplem      | nented bit, read | as '0'          |       |
| -n = Value a | at POR         | '1' = Bit is set |                 | '0' = Bit is clea | ared             | x = Bit is unkn | own   |
|              |                |                  |                 |                   |                  |                 |       |
| bit 15-8     | Unimplement    | ted: Read as 'd  | )'              |                   |                  |                 |       |
| bit 7        | FORM: Fracti   | onal Data Outp   | out Format bit  |                   |                  |                 |       |
|              | 1 = Fractional |                  |                 |                   |                  |                 |       |
|              | 0 = Integer    |                  |                 |                   |                  |                 |       |
| bit 6-5      | SHRRES[1:0]    | : Shared ADC     | Core Resolution | on Selection bit  | S                |                 |       |
|              | 11 = 12-bit re |                  |                 |                   |                  |                 |       |
|              | 10 = 10-bit re |                  |                 |                   |                  |                 |       |
|              | 01 = 8-bit res |                  |                 |                   |                  |                 |       |
| bit 4-0      |                | ted: Read as '0  | ۱'              |                   |                  |                 |       |
|              | omplemen       |                  | )               |                   |                  |                 |       |
|              |                |                  |                 |                   |                  |                 |       |

# REGISTER 12-2: ADCON1H: ADC CONTROL REGISTER 1 HIGH

| R/W-0        | R/W-0            | U-0                 | R/W-0         | R/W-0                   | R/W-0               | R/W-0  | R/W-0            |
|--------------|------------------|---------------------|---------------|-------------------------|---------------------|--|------------------|
| REFCIE       | REFERCIE         | _                   | EIEN          | PTGEN <sup>(3)</sup>    | SHREISEL2(          | ) SHREISEL1 <sup>(1)</sup>   | SHREISEL0(1)     |
| bit 15       |                  |                     |               |                         |                     | 1  | bit 8            |
|              |                  |                     |               |                         |                     |  |                  |
| U-0          | R/W-0            | R/W-0               | R/W-0         | R/W-0                   | R/W-0               | R/W-0  | R/W-0            |
| —            |                  |                     |               | SHRADCS[6               | 6:0] <sup>(2)</sup> |  |                  |
| bit 7        |                  |                     |               |                         |                     |  | bit (            |
| Legend:      |                  |                     |               |                         |                     |  |                  |
| R = Readab   | le hit           | W = Writable        | hit           | LI = Unimple            | mented bit, rea     | nd as '0'  |                  |
| -n = Value a |                  | '1' = Bit is set    |               | '0' = Bit is cl         |                     | x = Bit is unkno   | wn               |
|              |                  |                     |               |                         |                     |  | ****             |
| bit 15       | REFCIE: Bar      | nd Gap and Re       | ference Volta | age Ready Cor           | nmon Interrupt      | Enable bit   |                  |
|              | 1 = Common       | interrupt will b    | e generated   | when the band           | l gap will becor    | ne ready   |                  |
|              |                  | interrupt is dis    |               | •                       | •                   |  |                  |
| bit 14       |                  | =                   |               | -                       | nmon Interrupt      |  |                  |
|              |                  |                     |               |                         |                     | e voltage error is o<br>age error event  | letected         |
| bit 13       |                  | ited: Read as '     |               | banu yap anu            |                     | ge enor event  |                  |
| bit 12       | -                | nterrupts Enab      |               |                         |                     |  |                  |
| DIL 12       |                  | •                   |               | t for the input o       | hannel interrur     | ots (when the EIS  | raTx flag is set |
|              |                  |                     |               |                         |                     | when the ANxRD   |                  |
| bit 11       | PTGEN: PTG       | G Conversion R      | Request Inter | face bit <sup>(3)</sup> |                     |  |                  |
|              |                  | gers are enable     |               |                         |                     |  |                  |
|              |                  | gers are disable    |               |                         |                     |  |                  |
| bit 10-8     |                  | ::0]: Shared Co     |               |                         |                     |  |                  |
|              |                  |                     |               |                         |                     | ks prior to when the<br>cks prior to when the the character of the character |                  |
|              |                  |                     |               |                         |                     | prior to when the c  |                  |
|              |                  |                     |               |                         |                     | prior to when the  |                  |
|              | •                |                     | •             | •                       |                     | s prior to when the<br>ks prior to when th   | •                |
|              |                  |                     |               |                         |                     | s prior to when the  |                  |
|              |                  |                     |               |                         |                     | prior to when the c  |                  |
| bit 7        | Unimplemen       | ted: Read as '      | 0'            |                         |                     |  |                  |
| bit 6-0      | -                | :0]: Shared AD      | -             |                         |                     |  |                  |
|              |                  |                     | umber of Tcc  | RESRC (Sourc            | e Clock Periods     | s) for one shared  | TADCORE (Core    |
|              | Clock Period)    | ).<br>54 Source Clo | ck Periods    |                         |                     |  |                  |
|              | ••••             |                     |               |                         |                     |  |                  |
|              |                  | Source Clock        |               |                         |                     |  |                  |
|              |                  | Source Clock        |               |                         |                     |  |                  |
|              |                  | Source Clock        |               |                         |                     |  |                  |
| Note 1: F    | or the 6-bit sho | red ADC core r      | esolution (CL |                         |                     | SEL[2:0] settings,   |                  |
|              |                  |                     |               |                         |                     | ed ADC core reso   | lution           |
|              |                  |                     |               |                         |                     | valid and should r   |                  |
|              |                  |                     | -             |                         |                     | exceed 70 MHz.   |                  |
| 3. 0         | ther ADC triag   | or courses as -     | not ho wood   | if DTC triacers         | ara anablad         |  |                  |

## REGISTER 12-3: ADCON2L: ADC CONTROL REGISTER 2 LOW

© 2018-2019 Microchip Technology Inc.

**3:** Other ADC trigger sources cannot be used if PTG triggers are enabled.

| HSC/R-0  | HSC/R-0   | U-0   | r-0   | r-0  | r-0                     | R/W-0           | R/W-0         |
|--|---|---|---|--|-------------------------|-----------------|---------------|
| REFRDY   | REFERR  | —   | —   | —  | —                       | SHRSAMC9        | SHRSAMC8      |
| bit 15   | •   |   |   | •  |                         | •               | bit 8         |
|  |   |   |   |  |                         |                 |               |
| R/W-0  | R/W-0   | R/W-0   | R/W-0   | R/W-0  | R/W-0                   | R/W-0           | R/W-0         |
| SHRSAMC7   | SHRSAMC6  | SHRSAMC5  | SHRSAMC4  | SHRSAMC3   | SHRSAMC2                | SHRSAMC1        | SHRSAMC0      |
| bit 7  |   |   |   |  |                         |                 | bit 0         |
|  |   |   |   |  |                         |                 |               |
| Legend:  |   | r = Reserved  | bit   | U = Unimplem   | ented bit, read         | as '0'          |               |
| R = Readable                                       | bit   | W = Writable I  | oit   | HSC = Hardwa   | are Settable/Cl         | earable bit     |               |
| -n = Value at F                                    | POR   | '1' = Bit is set  |   | '0' = Bit is clea  | ired                    | x = Bit is unkn | own           |
| bit 15<br>bit 14<br>bit 13<br>bit 12-10<br>bit 9-0 | 1 = Band gap<br>0 = Band gap<br><b>REFERR:</b> Bar<br>1 = Band gap<br>0 = No band g<br><b>Unimplement</b><br><b>Reserved:</b> Ma<br><b>SHRSAMC[9:</b><br>These bits spe<br>sample time. | is ready<br>is not ready<br>nd Gap or Refe<br>was removed a<br>ap error was d<br>ted: Read as '0'<br>aintain as '0'<br><b>0]:</b> Shared AD | rence Voltage<br>after the ADC r<br>etected<br>y'<br>C Core Sample<br>er of shared AE | e Ready Flag b<br>Error Flag bit<br>nodule was ena<br>e Time Selectio<br>DC Core Clock | abled (ADON =<br>n bits |                 | ared ADC core |
|  | <br>0000000001<br>0000000000  |   |   |  |                         |                 |               |

## REGISTER 12-4: ADCON2H: ADC CONTROL REGISTER 2 HIGH

| REGISTER      | 12-5: ADC     | UN3L: ADC C                      | CONTROL RE                           | GISTER 3 L       | .OW                                  |                  |                 |
|---------------|---------------|----------------------------------|--------------------------------------|------------------|--------------------------------------|------------------|-----------------|
| R/W-0         | R/W-0         | R/W-0                            | R/W-0                                | R/W-0            | HSC/R-0                              | R/W-0            | HSC/R-0         |
| REFSEL2       | REFSEL1       | REFSEL0                          | SUSPEND                              | SUSPCIE          | SUSPRDY                              | SHRSAMP          | CNVRTCH         |
| bit 15        |               |                                  |                                      |                  |                                      |                  | bit 8           |
| D/M/ O        |               |                                  | R/W-0                                | R/W-0            | R/W-0                                | D/M/ O           | R/W-0           |
| R/W-0         | HSC/R-0       | R/W-0                            | -                                    | -                | -                                    | R/W-0            | -               |
| SWLCTRG       | SWCTRG        | CNVCHSEL5                        | CNVCHSEL4                            | CNVCHSEL3        |                                      | CNVCHSEL1        |                 |
| bit 7         |               |                                  |                                      |                  |                                      |                  | bit 0           |
| Legend:       |               | U = Unimplen                     | nented bit, read                     | as '0'           |                                      |                  |                 |
| R = Readable  | e bit         | W = Writable                     |                                      |                  | vare Settable/C                      | learable bit     |                 |
| -n = Value at |               | '1' = Bit is set                 |                                      | '0' = Bit is cle |                                      | x = Bit is unkn  | own             |
| L             | -             |                                  |                                      |                  |                                      |                  | -               |
| bit 15-13     | REFSEL[2:0]   | : ADC Referen                    | ice Voltage Sele                     | ection bits      |                                      |                  |                 |
|               | Value         | VREFH                            | VREFL                                |                  |                                      |                  |                 |
|               | 000           | AVDD                             | AVss                                 |                  |                                      |                  |                 |
|               |               | nimplemented                     |                                      |                  |                                      |                  |                 |
| bit 12        |               | •                                | iggers Disable                       | hit              |                                      |                  |                 |
| Sit 12        |               |                                  | r all ADC cores                      |                  |                                      |                  |                 |
|               |               | cores can be tri                 |                                      |                  |                                      |                  |                 |
| bit 11        | SUSPCIE: Su   | uspend All ADC                   | Cores Commo                          | on Interrupt En  | able bit                             |                  |                 |
|               |               | •                                | •                                    |                  | triggers are sus                     | • •              | PEND bit = 1)   |
|               | •             |                                  | sions are finishe<br>t generated for | •                | bit becomes se                       | et)              |                 |
| bit 10        |               | -                                | Suspended Flag                       | -                | coles eveni                          |                  |                 |
|               |               |                                  |                                      | •                | d have no conve                      | ersions in progr | ess             |
|               |               |                                  | s conversions i                      |                  |                                      | sielene in pregi |                 |
| bit 9         | SHRSAMP: S    | Shared ADC Co                    | ore Sampling D                       | irect Control b  | it                                   |                  |                 |
|               |               |                                  |                                      |                  | rsion trigger co                     |                  |                 |
|               |               |                                  |                                      |                  | [5:0] bits, to the<br>y hardware and |                  |                 |
|               |               |                                  | IVRTCH to '1').                      |                  | y hardware and                       |                  |                 |
|               |               |                                  | •                                    |                  | by the CNVCHS                        | SEL[5:0] bits    |                 |
| 1.11.0        |               | -                                | y the shared AE                      |                  |                                      |                  |                 |
| bit 8         |               |                                  | ual Channel Co                       |                  | •                                    |                  | a, when the hit |
|               |               |                                  |                                      |                  | ied by the CNV<br>next instruction   |                  | s, when the bit |
|               |               | -                                | conversion trig                      |                  |                                      | -,               |                 |
| bit 7         | SWLCTRG: S    | Software Level-                  | Sensitive Com                        | mon Trigger bi   | it                                   |                  |                 |
|               |               |                                  |                                      |                  | s with the softv                     |                  | sitive common   |
|               |               |                                  |                                      |                  | DTRIGxH regist                       | ers              |                 |
| bit 6         |               |                                  | tive common tr                       | iggers are ger   | lerateu                              |                  |                 |
|               |               | oftware Commo<br>oger is generat |                                      | els with the so  | oftware; commo                       | n trigger select | ed as a source  |
|               |               |                                  |                                      |                  | the bit is set, i                    |                  |                 |
|               | hardware      | e on the next in                 | struction cycle                      |                  |                                      |                  |                 |
|               | -             | -                                | next software co                     |                  |                                      |                  | <b></b>         |
| bit 5-0       |               |                                  |                                      |                  | re Individual Ch                     |                  | on Trigger bits |
|               | These Dits de | enne a channel                   | to be converted                      | i when the CN    | IVRTCH bit is se                     | ฮเ.              |                 |

# REGISTER 12-5: ADCON3L: ADC CONTROL REGISTER 3 LOW

| R/W-0                  | R/W-0   | R/W-0  | R/W-0                            | R/W-0                               | R/W-0                  | R/W-0                  | R/W-0                  |
|------------------------|---|--|----------------------------------|-------------------------------------|------------------------|------------------------|------------------------|
| CLKSEL1 <sup>(1)</sup> | CLKSEL0 <sup>(1)</sup>                          | CLKDIV5 <sup>(2)</sup>   | CLKDIV4 <sup>(2)</sup>           | CLKDIV3 <sup>(2)</sup>              | CLKDIV2 <sup>(2)</sup> | CLKDIV1 <sup>(2)</sup> | CLKDIV0 <sup>(2)</sup> |
| bit 15                 |   | •  |                                  |                                     | •                      | •                      | bit 8                  |
|                        |   |  |                                  |                                     |                        |                        |                        |
| R/W-0                  | U-0   | U-0  | U-0                              | U-0                                 | U-0                    | R/W-0                  | R/W-0                  |
| SHREN                  | —   | —  | —                                | —                                   | —                      | C1EN                   | COEN                   |
| bit 7                  |   |  |                                  |                                     |                        |                        | bit C                  |
| Legend:                |   |  |                                  |                                     |                        |                        |                        |
| R = Readable           | bit   | W = Writable I   | oit                              | U = Unimplem                        | nented bit, read       | l as '0'               |                        |
| -n = Value at I        | POR   | '1' = Bit is set   |                                  | '0' = Bit is clea                   | ared                   | x = Bit is unkn        | iown                   |
| bit 13-8               |   | ADC Module (   |                                  |                                     | (aborad and d          | adiaatad) fea          | the Topo ADC           |
| bit 13-8               | CLKDIV[5:0]:<br>The divider for<br>module clock | ,  | c clock used by<br>d by the CLKS | y all ADC cores<br>EL[1:0] bits. Ti | hen, each ADC          | core individua         | ally divides the       |
|                        | -   | SHRADCS[6:0<br>Source Clock F  | -                                | DCON2L regist                       | er.                    |                        |                        |
|                        | 000010 = 3 S<br>000001 = 2 S                    | Source Clock Pe<br>Source Clock Pe<br>Source Clock Pe<br>Source Clock Pe | eriods<br>eriods                 |                                     |                        |                        |                        |
| bit 7                  | SHREN: Shar                                     | red ADC Core I   | Enable bit                       |                                     |                        |                        |                        |
|                        |   | DC core is enal<br>DC core is disa                                       |                                  |                                     |                        |                        |                        |
| bit 6-2                | Unimplement                                     | ted: Read as '   | )'                               |                                     |                        |                        |                        |
| bit 1                  | 1 = Dedicated                                   | ated ADC Core<br>I ADC Core 1 is<br>I ADC Core 1 is                      | s enabled                        |                                     |                        |                        |                        |
| bit 0                  | 1 = Dedicated                                   | ated ADC Core<br>I ADC Core 0 is<br>I ADC Core 0 is                      | enabled                          |                                     |                        |                        |                        |
|                        | e ADC input clo                                 | ock frequency, s<br>equency, after t                                     | elected by the                   |                                     |                        |                        |                        |

# REGISTER 12-6: ADCON3H: ADC CONTROL REGISTER 3 HIGH

280 MHz.

x = Bit is unknown

| U-0          | U-0   | U-0          | U-0 | U-0          | U-0              | r-0      | r-0     |
|--------------|-------|--------------|-----|--------------|------------------|----------|---------|
| —            | —     | —            | —   | —            | —                | —        | —       |
| bit 15       |       |              | •   |              |                  |          | bit 8   |
|              |       |              |     |              |                  |          |         |
| U-0          | U-0   | U-0          | U-0 | U-0          | U-0              | R/W-0    | R/W-0   |
| _            | —     | —            | —   | —            |                  | SAMC1EN  | SAMC0EN |
| bit 7        |       |              | •   |              |                  |          | bit 0   |
|              |       |              |     |              |                  |          |         |
| Legend:      |       | r = Reserved | bit |              |                  |          |         |
| R = Readable | e bit | W = Writable | bit | U = Unimplem | nented bit, read | d as '0' |         |

bit 15-10 Unimplemented: Read as '0'

-n = Value at POR

- bit 9-8 **Reserved:** Must be written as '0'
- bit 7-2 Unimplemented: Read as '0'
- bit 1 SAMC1EN: Dedicated ADC Core 1 Conversion Delay Enable bit

'1' = Bit is set

1 = After trigger, the conversion will be delayed and the ADC core will continue sampling during the time specified by the SAMC[9:0] bits in the ADCORE1L register

'0' = Bit is cleared

- 0 = After trigger, the sampling will be stopped immediately and the conversion will be started on the next core clock cycle
- bit 0 SAMCOEN: Dedicated ADC Core 0 Conversion Delay Enable bit
  - 1 = After trigger, the conversion will be delayed and the ADC core will continue sampling during the time specified by the SAMC[9:0] bits in the ADCOREOL register
  - 0 = After trigger, the sampling will be stopped immediately and the conversion will be started on the next core clock cycle

| REGISTER 12-8: ADCON4H: ADC CONTROL REGISTER 4 HIGH | ISTER 12-8: |
|---|-------------|
|---|-------------|

| U-0                               | U-0                            | U-0              | U-0            | U-0                      | U-0              | U-0             | U-0                |  |  |  |
|-----------------------------------|--------------------------------|------------------|----------------|--------------------------|------------------|-----------------|--------------------|--|--|--|
| _                                 | —                              | —                | —              | _                        | —                | _               | —                  |  |  |  |
| bit 15                            |                                |                  |                |                          |                  |                 | bit 8              |  |  |  |
|                                   |                                |                  |                |                          |                  |                 |                    |  |  |  |
| U-0                               | U-0                            | U-0              | U-0            | R/W-0                    | R/W-0            | R/W-0           | R/W-0              |  |  |  |
| —                                 |                                | —                |                | C1CHS1                   | C1CHS0           | C0CHS1          | C0CHS0             |  |  |  |
| bit 7                             |                                |                  |                |                          |                  |                 | bit 0              |  |  |  |
|                                   |                                |                  |                |                          |                  |                 |                    |  |  |  |
| Legend:                           |                                |                  |                |                          |                  |                 |                    |  |  |  |
| R = Readable bit W = Writable bit |                                |                  | bit            | U = Unimplen             | nented bit, read | d as '0'        |                    |  |  |  |
| -n = Value a                      | at POR                         | '1' = Bit is set |                | '0' = Bit is cleared x = |                  | x = Bit is unkr | k = Bit is unknown |  |  |  |
|                                   |                                |                  |                |                          |                  |                 |                    |  |  |  |
| bit 15-4                          | Unimplemen                     | ted: Read as '   | 0'             |                          |                  |                 |                    |  |  |  |
| bit 3-2                           | C1CHS[1:0]:                    | Dedicated AD     | C Core 1 Input | Channel Selec            | tion bits        |                 |                    |  |  |  |
|                                   | 11 = Reserve                   | ed               |                |                          |                  |                 |                    |  |  |  |
|                                   |                                | 10 = Reserved    |                |                          |                  |                 |                    |  |  |  |
|                                   | 01 = ANA1<br>00 = AN1          | 01 = ANA1        |                |                          |                  |                 |                    |  |  |  |
| h:+ 1 0                           | •••••••                        | Dedicated AD     |                | Channel Cales            | tion hite        |                 |                    |  |  |  |
| bit 1-0                           |                                | Dedicated AD     | C Core 0 Input | Channel Selec            | tion dits        |                 |                    |  |  |  |
|                                   | 11 = Reserved<br>10 = Reserved |                  |                |                          |                  |                 |                    |  |  |  |
|                                   | 01 = ANA0                      | -u               |                |                          |                  |                 |                    |  |  |  |
|                                   | 00 = AN0                       |                  |                |                          |                  |                 |                    |  |  |  |
|                                   |                                |                  |                |                          |                  |                 |                    |  |  |  |
|                                   |                                |                  |                |                          |                  |                 |                    |  |  |  |

| HSC/R-0       | U-0  | U-0              | U-0           | U-0               | U-0             | HSC/R-0         | HSC/R-0 |  |  |  |
|---------------|--|------------------|---------------|-------------------|-----------------|-----------------|---------|--|--|--|
| SHRRDY        |  | _                | —             |                   | _               | C1RDY           | CORDY   |  |  |  |
| bit 15        |  |                  |               |                   |                 |                 | bit 8   |  |  |  |
|               |  |                  |               |                   |                 |                 |         |  |  |  |
| R/W-0         | U-0  | U-0              | U-0           | U-0               | U-0             | R/W-0           | R/W-0   |  |  |  |
| SHRPWR        | —  | —                | —             | —                 | —               | C1PWR           | C0PWR   |  |  |  |
| bit 7         |  |                  |               |                   |                 |                 | bit 0   |  |  |  |
| lagandı       |  | U = Unimplerr    | antad hit raa |                   |                 |                 |         |  |  |  |
| Legend:       | - 1-14   | •                |               |                   | one Onthe black |                 |         |  |  |  |
| R = Readabl   |  | W = Writable I   | DIC           | HSC = Hardw       |                 |                 |         |  |  |  |
| -n = Value at | POR  | '1' = Bit is set |               | '0' = Bit is clea | ared            | x = Bit is unkn | iown    |  |  |  |
| L:1 4 F       |  |                  |               | :4                |                 |                 |         |  |  |  |
| oit 15        | SHRRDY: Shared ADC Core Ready Flag bit<br>1 = ADC core is powered and ready for operation                                |                  |               |                   |                 |                 |         |  |  |  |
|               | 1 = ADC core is not ready for operation<br>0 = ADC core is not ready for operation                                       |                  |               |                   |                 |                 |         |  |  |  |
| bit 14-10     |  | nted: Read as '( | •             |                   |                 |                 |         |  |  |  |
| oit 9         | C1RDY: Dedicated ADC Core 1 Ready Flag bit   |                  |               |                   |                 |                 |         |  |  |  |
|               | 1 = ADC Core 1 is powered and ready for operation  |                  |               |                   |                 |                 |         |  |  |  |
|               | 0 = ADC Core 1 is not ready for operation  |                  |               |                   |                 |                 |         |  |  |  |
| bit 8         | CORDY: Dedicated ADC Core 0 Ready Flag bit   |                  |               |                   |                 |                 |         |  |  |  |
|               | <ul> <li>1 = ADC Core 0 is powered and ready for operation</li> <li>0 = ADC Core 0 is not ready for operation</li> </ul> |                  |               |                   |                 |                 |         |  |  |  |
| bit 7         |  | •                | -             | le hit            |                 |                 |         |  |  |  |
|               | SHRPWR: Shared ADC Core Power Enable bit<br>1 = ADC core is powered  |                  |               |                   |                 |                 |         |  |  |  |
|               | 0 = ADC core is off  |                  |               |                   |                 |                 |         |  |  |  |
| bit 6-2       | Unimplemen   | ted: Read as '   | )'            |                   |                 |                 |         |  |  |  |
| bit 1         | C1PWR: Dec   | licated ADC Co   | re 1 Power En | able bit          |                 |                 |         |  |  |  |
|               |  | e 1 is powered   |               |                   |                 |                 |         |  |  |  |
|               | 0 = ADC Core   |                  |               |                   |                 |                 |         |  |  |  |
| bit 0         |  | licated ADC Co   | re 0 Power En | able bit          |                 |                 |         |  |  |  |
|               | 1 = ADC Cor<br>0 = ADC Cor   | e 0 is powered   |               |                   |                 |                 |         |  |  |  |
|               |  |                  |               |                   |                 |                 |         |  |  |  |

## REGISTER 12-9: ADCON5L: ADC CONTROL REGISTER 5 LOW

| U-0              | U-0  | U-0  | U-0  | R/W-0  | R/W-0  | R/W-0           | R/W-0     |  |  |  |  |
|------------------|--|--|--|--|--|-----------------|-----------|--|--|--|--|
| _                | —  | —  | _  | WARMTIME3  | WARMTIME2  | WARMTIME1       | WARMTIME0 |  |  |  |  |
| bit 15           |  |  |  |  |  |                 | bit 8     |  |  |  |  |
|                  |  |  |  |  |  |                 |           |  |  |  |  |
| R/W-0            | U-0  | U-0  | U-0  | U-0  | U-0  | R/W-0           | R/W-0     |  |  |  |  |
| SHRCIE           | —  | —  | —  | —  | —  | C1CIE           | COCIE     |  |  |  |  |
| bit 7            |  |  |  |  |  |                 | bit 0     |  |  |  |  |
|                  |  |  |  |  |  |                 |           |  |  |  |  |
| Legend:          |  |  |  |  |  |                 |           |  |  |  |  |
| R = Readab       |  | W = Writable I   | oit  | -  | ented bit, read  |                 |           |  |  |  |  |
| -n = Value a     | t POR  | '1' = Bit is set   |  | '0' = Bit is clea  | red  | x = Bit is unkn | own       |  |  |  |  |
|                  |  |  |  |  |  |                 |           |  |  |  |  |
| bit 15-12        | •  | nted: Read as '  |  |  |  |                 |           |  |  |  |  |
| bit 11-8         |  | [3:0]: ADC Ded   |  | •  |  |                 |           |  |  |  |  |
|                  |  | These bits determine the power-up delay in the number of the Core Source Clock Periods (TCORESRC)  |  |  |  |                 |           |  |  |  |  |
|                  | for all ADC cores.<br>1111 = 32768 Source Clock Periods  |  |  |  |  |                 |           |  |  |  |  |
|                  | 1111 – 52768 Source Clock Periods  |  |  |  |  |                 |           |  |  |  |  |
|                  |  | 2 Source Clock   |  |  |  |                 |           |  |  |  |  |
|                  |  | Source Clock   |  |  |  |                 |           |  |  |  |  |
|                  | 1011 <b>= 204</b> 8  | 3 Source Clock I   | Periods  |  |  |                 |           |  |  |  |  |
|                  |  | 1 Source Clock I   |  |  |  |                 |           |  |  |  |  |
|                  | 1001 = 512 Source Clock Periods  |  |  |  |  |                 |           |  |  |  |  |
|                  |  | 1000 = 256 Source Clock Periods  |  |  |  |                 |           |  |  |  |  |
|                  | 0111 = 128 Source Clock Periods  |  |  |  |  |                 |           |  |  |  |  |
|                  |  | Source Clock P   | eriods   |  |  |                 |           |  |  |  |  |
|                  | 0110 <b>= 64 S</b>   | Source Clock Pe  | eriods<br>riods  |  |  |                 |           |  |  |  |  |
|                  | 0110 <b>= 64 S</b><br>0101 <b>= 32 S</b>   | Source Clock Persource Clock P | eriods<br>riods<br>riods   |  |  |                 |           |  |  |  |  |
|                  | 0110 = 64 S<br>0101 = 32 S<br>0100 = 16 S  | Source Clock Pe  | eriods<br>riods<br>riods<br>riods  |  |  |                 |           |  |  |  |  |
| bit 7            | 0110 = 64 S<br>0101 = 32 S<br>0100 = 16 S<br>00xx = 16 S   | Source Clock Pe<br>Source Clock Pe<br>Source Clock Pe<br>Source Clock Pe   | eriods<br>riods<br>riods<br>riods<br>riods   | non Interrupt Er   | nable bit  |                 |           |  |  |  |  |
| bit 7            | 0110 = 64 S<br>0101 = 32 S<br>0100 = 16 S<br>00xx = 16 S<br>SHRCIE: Sh   | Source Clock Persource Persour | eriods<br>riods<br>riods<br>riods<br>riods<br>Ready Comr   |  |  | ready for opera | ation     |  |  |  |  |
| bit 7            | 0110 = 64 S<br>0101 = 32 S<br>0100 = 16 S<br>00xx = 16 S<br>SHRCIE: Sh<br>1 = Common   | Source Clock Persource Clock P | eriods<br>riods<br>riods<br>riods<br>riods<br>Ready Comr<br>e generated v  | vhen ADC core i  | s powered and  | ready for opera | ation     |  |  |  |  |
| bit 7<br>bit 6-2 | 0110 = 64 S<br>0101 = 32 S<br>0100 = 16 S<br>00xx = 16 S<br>SHRCIE: Sh<br>1 = Common<br>0 = Common<br>Unimpleme  | Source Clock Persource ADC Core in interrupt will be in interrupt is disa  | eriods<br>riods<br>riods<br>riods<br>Ready Comr<br>e generated v<br>abled for an A<br>o'   | when ADC core i<br>ADC core ready  | s powered and<br>event   | ready for opera | ation     |  |  |  |  |
|                  | 0110 = 64 S<br>0101 = 32 S<br>0100 = 16 S<br>00xx = 16 S<br>SHRCIE: Sh<br>1 = Common<br>0 = Common<br>Unimpleme<br>C1CIE: Ded  | Source Clock Persource ADC Core in interrupt will be in interrupt is disanted: Read as 'fricted ADC Core   | eriods<br>riods<br>riods<br>riods<br>Ready Comr<br>e generated v<br>abled for an A<br>0'<br>e 1 Ready Co   | when ADC core in ADC core in ADC core ready optimized by the second seco | s powered and<br>event<br>Enable bit   |                 |           |  |  |  |  |
| bit 6-2          | 0110 = 64 S<br>0101 = 32 S<br>0100 = 16 S<br>00xx = 16 S<br>SHRCIE: Sh<br>1 = Common<br>0 = Common<br>Unimpleme<br>C1CIE: Ded<br>1 = Common  | Source Clock Persource Clock P | eriods<br>riods<br>riods<br>riods<br>Ready Comr<br>e generated v<br>abled for an A<br>0'<br>e 1 Ready Co<br>e generated v  | when ADC core in<br>ADC core ready<br>common Interrupt<br>when ADC Core  | s powered and<br>event<br>Enable bit<br>1 is powered a   |                 |           |  |  |  |  |
| bit 6-2<br>bit 1 | 0110 = 64 S<br>0101 = 32 S<br>0100 = 16 S<br>00xx = 16 S<br>SHRCIE: Sh<br>1 = Common<br>0 = Common<br>Unimpleme<br>C1CIE: Ded<br>1 = Common<br>0 = Common  | Source Clock Per<br>source Clock Per<br>source Clock Per<br>source Clock Per<br>source Clock Per<br>ared ADC Core<br>in interrupt will be<br>in interrupt is disa<br><b>nted:</b> Read as 'f<br>icated ADC Core<br>in interrupt will be<br>in interrupt will be<br>in interrupt is disa  | eriods<br>riods<br>riods<br>riods<br>Ready Comr<br>e generated v<br>abled for an A<br>0'<br>e 1 Ready Co<br>e generated v<br>abled for an A                                  | when ADC core in<br>ADC core ready<br>common Interrupt<br>when ADC Core<br>ADC Core 1 read   | s powered and<br>event<br>Enable bit<br>1 is powered a<br>dy event                                 |                 |           |  |  |  |  |
| bit 6-2          | 0110 = 64 S<br>0101 = 32 S<br>0100 = 16 S<br>00xx = 16 S<br>SHRCIE: Sh<br>1 = Common<br>0 = Common<br>Unimpleme<br>C1CIE: Ded<br>1 = Common<br>0 = Common<br>0 = Common  | Source Clock Per<br>source Clock Per<br>source Clock Per<br>source Clock Per<br>source Clock Per<br>ared ADC Core<br>in interrupt will be<br>in interrupt is disa<br>inted: Read as 'n<br>icated ADC Core<br>in interrupt will be<br>in interrupt is disa<br>icated ADC Core   | eriods<br>riods<br>riods<br>riods<br>Ready Comr<br>e generated v<br>abled for an A<br>o'<br>e 1 Ready Co<br>e generated v<br>abled for an A<br>e 0 Ready Co                  | when ADC core in<br>ADC core ready<br>ommon Interrupt<br>when ADC Core<br>ADC Core 1 read<br>ommon Interrupt   | s powered and<br>event<br>Enable bit<br>1 is powered a<br>ly event<br>Enable bit                   | nd ready for op | eration   |  |  |  |  |
| bit 6-2<br>bit 1 | 0110 = 64 S<br>0101 = 32 S<br>0100 = 16 S<br>00xx = 16 S<br>SHRCIE: Sh<br>1 = Common<br>0 = Common | Source Clock Per<br>source Clock Per<br>source Clock Per<br>source Clock Per<br>source Clock Per<br>ared ADC Core<br>in interrupt will be<br>in interrupt is disa<br><b>nted:</b> Read as 'f<br>icated ADC Core<br>in interrupt will be<br>in interrupt will be<br>in interrupt is disa  | eriods<br>riods<br>riods<br>riods<br>Ready Comr<br>e generated v<br>abled for an A<br>0'<br>e 1 Ready Co<br>e generated v<br>abled for an A<br>e 0 Ready Co<br>e generated v | when ADC core in<br>ADC core ready<br>ommon Interrupt<br>when ADC Core<br>ADC Core 1 read<br>ommon Interrupt<br>when ADC Core  | s powered and<br>event<br>Enable bit<br>1 is powered a<br>dy event<br>Enable bit<br>0 is powered a | nd ready for op | eration   |  |  |  |  |

# REGISTER 12-11: ADCOREXL: DEDICATED ADC CORE x CONTROL REGISTER LOW (x = 0 TO 1)

| U-0                               | U-0   | U-0              | U-0   | U-0                                | U-0   | R/W-0              | R/W-0  |  |
|-----------------------------------|-------|------------------|-------|------------------------------------|-------|--------------------|--------|--|
| —                                 | _     | —                | —     | —                                  | —     | SAM                | C[9:8] |  |
| bit 15                            |       |                  |       |                                    |       |                    | bit 8  |  |
|                                   |       |                  |       |                                    |       |                    |        |  |
| R/W-0                             | R/W-0 | R/W-0            | R/W-0 | R/W-0                              | R/W-0 | R/W-0              | R/W-0  |  |
|                                   |       |                  | SA    | MC[7:0]                            |       |                    |        |  |
| bit 7                             |       |                  |       |                                    |       |                    | bit 0  |  |
|                                   |       |                  |       |                                    |       |                    |        |  |
| Legend:                           |       |                  |       |                                    |       |                    |        |  |
| R = Readable bit W = Writable bit |       |                  | bit   | U = Unimplemented bit, read as '0' |       |                    |        |  |
| -n = Value at                     | POR   | '1' = Bit is set |       | '0' = Bit is clea                  | ared  | x = Bit is unknown |        |  |
|                                   |       |                  |       |                                    |       |                    |        |  |

bit 15-10 Unimplemented: Read as '0'

bit 9-0 **SAMC[9:0]:** Dedicated ADC Core x Conversion Delay Selection bits These bits determine the time between the trigger event and the start of conversion in the number of the Core Clock Periods (TADCORE). During this time, the ADC Core x still continues sampling. This feature is enabled by the SAMCxEN bits in the ADCON4L register. 1111111111 = 1025 TADCORE

> 0000000001 = 3 TADCORE 0000000000 = 2 TADCORE

# REGISTER 12-12: ADCOREXH: DEDICATED ADC CORE x CONTROL REGISTER HIGH (x = 0 TO 1)

| U-0        | U-0                   | U-0                     | R/W-0                | R/W-0                  | R/W-0                | R/W-0                             | R/W-0                |
|------------|-----------------------|-------------------------|----------------------|------------------------|----------------------|-----------------------------------|----------------------|
|            | —                     | —                       | EISEL2               | EISEL1                 | EISEL0               | RES1                              | RES2                 |
| bit 15     |                       |                         |                      |                        |                      |                                   | bit 8                |
|            |                       |                         |                      |                        |                      |                                   |                      |
| U-0        | R/W-0                 | R/W-0                   | R/W-0                | R/W-0                  | R/W-0                | R/W-0                             | R/W-0                |
|            | ADCS6 <sup>(2)</sup>  | ADCS5 <sup>(2)</sup>    | ADCS4 <sup>(2)</sup> | ADCS3 <sup>(2)</sup>   | ADCS2 <sup>(2)</sup> | ADCS1 <sup>(2)</sup>              | ADCS0 <sup>(2)</sup> |
| bit 7      |                       |                         |                      |                        |                      |                                   | bit 0                |
| Legend:    |                       |                         |                      |                        |                      |                                   |                      |
| R = Read   | able bit              | W = Writable b          | oit                  | U = Unimplem           | ented bit, read      | as '0'                            |                      |
| -n = Value | at POR                | '1' = Bit is set        |                      | '0' = Bit is clea      | red                  | x = Bit is unkn                   | own                  |
|            |                       |                         |                      |                        |                      |                                   |                      |
| bit 15-13  | Unimplemer            | nted: Read as 'o        | )'                   |                        |                      |                                   |                      |
| bit 12-10  | EISEL[2:0]: /         | ADC Core x Ear          | ly Interrupt Tir     | me Selection bits      | S                    |                                   |                      |
|            | 111 = Early in        | nterrupt is set and     | d an interrupt is    | s generated eight      | TADCORE Clock        | s prior to when t                 | he data is ready     |
|            |                       |                         |                      | generated sever        |                      |                                   |                      |
|            |                       |                         |                      | s generated six T      |                      |                                   |                      |
|            |                       |                         |                      | s generated five       |                      |                                   |                      |
|            |                       |                         |                      | s generated four       |                      |                                   |                      |
|            |                       |                         |                      | s generated three      |                      |                                   |                      |
|            |                       |                         |                      | s generated two        |                      |                                   |                      |
|            |                       |                         |                      |                        |                      |                                   |                      |
|            | -                     | -                       | -                    | s generated one        | TADCORE CIOCK        | onor to when the                  | e data is ready      |
| bit 9-8    |                       | DC Core x Reso          | lution Selection     | on bits                |                      |                                   |                      |
|            | 11 = 12-bit re        | esolution               |                      |                        |                      |                                   |                      |
|            | 10 <b>= 10-bit re</b> |                         |                      |                        |                      |                                   |                      |
|            | 01 = 8-bit res        |                         |                      |                        |                      |                                   |                      |
|            | 00 <b>= 6-bit res</b> | solution <sup>(1)</sup> |                      |                        |                      |                                   |                      |
| bit 7      | Unimplemen            | ted: Read as 'o         | )'                   |                        |                      |                                   |                      |
| bit 6-0    | ADCS[6:0]: /          | ADC Core x Inp          | ut Clock Divid       | er bits <sup>(2)</sup> |                      |                                   |                      |
|            | These bits de         | termine the num         | ber of Source        | Clock Periods (To      | CORESRC) for on      | e Core Clock Pe                   | riod (TADCORE)       |
|            | 1111111 <b>= 2</b>    | 54 Source Cloc          | k Periods            |                        | ,                    |                                   | . ,                  |
|            | ···                   | Source Cleak            | Dariada              |                        |                      |                                   |                      |
|            |                       | Source Clock            |                      |                        |                      |                                   |                      |
|            |                       | Source Clock F          |                      |                        |                      |                                   |                      |
|            |                       | Source Clock F          |                      |                        |                      |                                   |                      |
|            | 0000000 = 2           | Source Clock F          | riods                |                        |                      |                                   |                      |
| Note 1:    | For the 6-bit AI      | DC core resoluti        | on (RES[1:0] :       | = 00), the EISEL       | [2:0] bits setting   | <b>gs, from '</b> 100 <b>' to</b> | o '111', are not     |
|            | valid and shou        | ld not be used.         | For the 8-bit A      | DC core resolut        | ion (RES[1:0] =      | 01), the EISEI                    | _[2:0] bits          |
|            |                       |                         |                      | hould not be use       |                      |                                   |                      |
| •          |                       | froquonov colo          |                      |                        |                      | 70 1411                           |                      |

2: The ADC clock frequency, selected by the ADCS[6:0] bits, must not exceed 70 MHz.

## REGISTER 12-13: ADLVLTRGL: ADC LEVEL-SENSITIVE TRIGGER CONTROL REGISTER LOW

| R/W-0           | R/W-0 | R/W-0            | R/W-0 | R/W-0        | R/W-0            | R/W-0    | R/W-0 |
|-----------------|-------|------------------|-------|--------------|------------------|----------|-------|
|                 |       |                  | LVLE  | N[15:8]      |                  |          |       |
| bit 15          |       |                  |       |              |                  |          | bit 8 |
|                 |       |                  |       |              |                  |          |       |
| R/W-0           | R/W-0 | R/W-0            | R/W-0 | R/W-0        | R/W-0            | R/W-0    | R/W-0 |
|                 |       |                  | LVLE  | EN[7:0]      |                  |          |       |
| bit 7           |       |                  |       |              |                  |          | bit 0 |
|                 |       |                  |       |              |                  |          |       |
| Legend:         |       |                  |       |              |                  |          |       |
| R = Readable bi | it    | W = Writable bit |       | U = Unimplen | nented bit, read | l as '0' |       |

| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |
|-------------------|------------------|----------------------|--------------------|

bit 15-0 LVLEN[15:0]: Level Trigger for Corresponding Analog Input Enable bits

1 = Input trigger is level-sensitive

0 = Input trigger is edge-sensitive

## REGISTER 12-14: ADLVLTRGH: ADC LEVEL-SENSITIVE TRIGGER CONTROL REGISTER HIGH

| U-0    | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0   |
|--------|-----|-----|-----|-----|-----|-----|-------|
| —      | —   | —   | —   | —   | —   | —   | —     |
| bit 15 |     |     |     |     |     |     | bit 8 |

| U-0   | U-0 | U-0 | R/W-0 | R/W-0 | R/W-0        | R/W-0 | R/W-0 |
|-------|-----|-----|-------|-------|--------------|-------|-------|
| —     | —   | —   |       |       | LVLEN[20:16] |       |       |
| bit 7 |     |     |       |       |              |       | bit 0 |

| Legend:           |                  |                        |                    |
|-------------------|------------------|------------------------|--------------------|
| R = Readable bit  | W = Writable bit | U = Unimplemented bit, | , read as '0'      |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared   | x = Bit is unknown |

bit 15-5 Unimplemented: Read as '0'

bit 4-0 LVLEN[20:16]: Level Trigger for Corresponding Analog Input Enable bits

1 = Input trigger is level-sensitive

0 = Input trigger is edge-sensitive

## REGISTER 12-15: ADEIEL: ADC EARLY INTERRUPT ENABLE REGISTER LOW

| R/W-0                             | R/W-0  | R/W-0 | R/W-0                  | R/W-0   | R/W-0    | R/W-0 | R/W-0 |
|-----------------------------------|--|-------|------------------------|---------|----------|-------|-------|
|                                   |  |       | EIE                    | N[15:8] |          |       |       |
| bit 15                            |  |       |                        |         |          |       | bit 8 |
|                                   |  |       |                        |         |          |       |       |
| R/W-0                             | R/W-0  | R/W-0 | R/W-0                  | R/W-0   | R/W-0    | R/W-0 | R/W-0 |
|                                   |  |       | EIE                    | N[7:0]  |          |       |       |
| bit 7                             |  |       |                        |         |          |       | bit 0 |
|                                   |  |       |                        |         |          |       |       |
| Legend:                           |  |       |                        |         |          |       |       |
| R = Readable bit W = Writable bit |  | bit   | U = Unimplemented bit, |         | d as '0' |       |       |
| -n = Value at F                   | n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is un |       | x = Bit is unkr        | nown    |          |       |       |

bit 15-0 EIEN[15:0]: Early Interrupt Enable for Corresponding Analog Inputs bits

1 = Early interrupt is enabled for the channel

0 = Early interrupt is disabled for the channel

## REGISTER 12-16: ADEIEH: ADC EARLY INTERRUPT ENABLE REGISTER HIGH

| U-0           | U-0   | U-0              | U-0   | U-0                                     | U-0         | U-0   | U-0   |
|---------------|-------|------------------|-------|---|-------------|-------|-------|
| —             | _     | —                | _     | —                                       |             | _     | —     |
| bit 15        |       |                  |       |   |             |       | bit 8 |
|               |       |                  |       |   |             |       |       |
| U-0           | U-0   | U-0              | R/W-0 | R/W-0                                   | R/W-0       | R/W-0 | R/W-0 |
| _             | —     | —                |       |   | EIEN[20:16] |       |       |
| bit 7         |       |                  |       |   |             |       | bit 0 |
|               |       |                  |       |   |             |       |       |
| Legend:       |       |                  |       |   |             |       |       |
| R = Readable  | e bit | W = Writable b   | oit   | U = Unimplemented bit, read as '0'      |             |       |       |
| -n = Value at | POR   | '1' = Bit is set |       | '0' = Bit is cleared x = Bit is unknown |             |       |       |

bit 15-5 Unimplemented: Read as '0'

bit 4-0 EIEN[20:16]: Early Interrupt Enable for Corresponding Analog Inputs bits

1 = Early interrupt is enabled for the channel

0 = Early interrupt is disabled for the channel

# REGISTER 12-17: ADEISTATL: ADC EARLY INTERRUPT STATUS REGISTER LOW

| R/W-0   | R/W-0 | R/W-0 | R/W-0 | R/W-0   | R/W-0 | R/W-0 | R/W-0 |
|---------|-------|-------|-------|---------|-------|-------|-------|
|         |       |       | EISTA | T[15:8] |       |       |       |
| bit 15  |       |       |       |         |       |       | bit 8 |
|         |       |       |       |         |       |       |       |
| R/W-0   | R/W-0 | R/W-0 | R/W-0 | R/W-0   | R/W-0 | R/W-0 | R/W-0 |
|         |       |       | EISTA | AT[7:0] |       |       |       |
| bit 7   |       |       |       |         |       |       | bit 0 |
|         |       |       |       |         |       |       |       |
| Legend: |       |       |       |         |       |       |       |
|         |       |       |       |         |       |       |       |

| =ogona.           |                  |                            |                    |
|-------------------|------------------|----------------------------|--------------------|
| R = Readable bit  | W = Writable bit | U = Unimplemented bit, rea | id as '0'          |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared       | x = Bit is unknown |

bit 15-0 EISTAT[15:0]: Early Interrupt Status for Corresponding Analog Inputs bits

1 = Early interrupt was generated

0 = Early interrupt was not generated since the last ADCBUFx read

## REGISTER 12-18: ADEISTATH: ADC EARLY INTERRUPT STATUS REGISTER HIGH

| U-0           | U-0   | U-0              | U-0   | U-0                                     | U-0           | U-0   | U-0   |
|---------------|-------|------------------|-------|---|---------------|-------|-------|
| —             | —     | —                | _     | —                                       | —             | —     | —     |
| bit 15        | ·     |                  |       | -                                       |               |       | bit 8 |
|               |       |                  |       |   |               |       |       |
| U-0           | U-0   | U-0              | R/W-0 | R/W-0                                   | R/W-0         | R/W-0 | R/W-0 |
| —             | —     | —                |       |   | EISTAT[20:16] | ]     |       |
| bit 7         |       |                  |       |   |               |       | bit 0 |
|               |       |                  |       |   |               |       |       |
| Legend:       |       |                  |       |   |               |       |       |
| R = Readable  | e bit | W = Writable I   | oit   | U = Unimplemented bit, read as '0'      |               |       |       |
| -n = Value at | POR   | '1' = Bit is set |       | '0' = Bit is cleared x = Bit is unknown |               |       |       |

bit 15-5 Unimplemented: Read as '0'

bit 4-0 EISTAT[20:16]: Early Interrupt Status for Corresponding Analog Inputs bits

1 = Early interrupt was generated

0 = Early interrupt was not generated since the last ADCBUFx read

|        |       |       |       |       |       |       | bit t |
|--------|-------|-------|-------|-------|-------|-------|-------|
| oit 7  | 1     |       |       |       |       |       | bit ( |
| DIFF3  | SIGN3 | DIFF2 | SIGN2 | DIFF1 | SIGN1 | DIFF0 | SIGN0 |
| R/W-0  | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|        |       |       |       |       |       |       |       |
| oit 15 |       |       |       |       |       |       | bit 8 |
| DIFF7  | SIGN7 | DIFF6 | SIGN6 | DIFF5 | SIGN5 | DIFF4 | SIGN4 |
| R/W-0  | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |

### REGISTER 12-19: ADMOD0L: ADC INPUT MODE CONTROL REGISTER 0 LOW

| Legend:           |                  |                       |                    |
|-------------------|------------------|-----------------------|--------------------|
| R = Readable bit  | W = Writable bit | U = Unimplemented bit | , read as '0'      |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared  | x = Bit is unknown |

bit 15 through **DIFF[1:0]:** Differential-Mode for Corresponding Analog Inputs bits

| 0              |                                 |
|----------------|---------------------------------|
| bit 1 (odd)    | 1 = Channel is differential     |
|                | 0 = Channel is single-ended     |
| hit 14 through | SIGN[1:0]: Output Data Sign for |

bit 14 through **SIGN[1:0]:** Output Data Sign for Corresponding Analog Inputs bits

bit 0 (even) 1 = Channel output data is signed

0 = Channel output data is unsigned

# REGISTER 12-20: ADMOD0H: ADC INPUT MODE CONTROL REGISTER 0 HIGH

| R/W-0  |
|--------|--------|--------|--------|--------|--------|--------|--------|
| DIFF15 | SIGN15 | DIFF14 | SIGN14 | DIFF13 | SIGN13 | DIFF12 | SIGN12 |
| bit 15 |        |        |        |        |        |        | bit 8  |
|        |        |        |        |        |        |        |        |
| R/W-0  |
| DIFF11 | SIGN11 | DIFF10 | SIGN10 | DIFF9  | SIGN9  | DIFF8  | SIGN8  |
| bit 7  |        |        |        | •      |        |        | bit 0  |
|        |        |        |        |        |        |        |        |

| Legend:           |                  |                       |                    |
|-------------------|------------------|-----------------------|--------------------|
| R = Readable bit  | W = Writable bit | U = Unimplemented bit | , read as '0'      |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared  | x = Bit is unknown |

bit 15 through DIFF[15:8]: Differential-Mode for Corresponding Analog Inputs bits

bit 1 (odd) 1 = Channel is differential

0 = Channel is single-ended

bit 14 through SIGN[15:8]: Output Data Sign for Corresponding Analog Inputs bits

bit 0 (even) 1 = Channel output data is signed

0 = Channel output data is unsigned

# REGISTER 12-21: ADMOD1L: ADC INPUT MODE CONTROL REGISTER 1 LOW

| U-0             | U-0            | U-0              | U-0             | U-0               | U-0              | R/W-0           | R/W-0  |
|-----------------|----------------|------------------|-----------------|-------------------|------------------|-----------------|--------|
| —               | —              | —                | —               | —                 | —                | DIFF20          | SIGN20 |
| bit 15          |                |                  |                 |                   | •                |                 | bit 8  |
|                 |                |                  |                 |                   |                  |                 |        |
| R/W-0           | R/W-0          | R/W-0            | R/W-0           | R/W-0             | R/W-0            | R/W-0           | R/W-0  |
| DIFF19          | SIGN19         | DIFF18           | SIGN18          | DIFF17            | SIGN17           | DIFF16          | SIGN16 |
| bit 7           |                | •                |                 |                   |                  |                 | bit 0  |
|                 |                |                  |                 |                   |                  |                 |        |
| Legend:         |                |                  |                 |                   |                  |                 |        |
| R = Readable I  | bit            | W = Writable I   | bit             | U = Unimplem      | nented bit, read | as '0'          |        |
| -n = Value at P | OR             | '1' = Bit is set |                 | '0' = Bit is clea | ared             | x = Bit is unkr | nown   |
|                 |                |                  |                 |                   |                  |                 |        |
| bit 15 through  | DIFF[20:16]:   | Differential-Mo  | de for Corresp  | onding Analog     | Inputs bits      |                 |        |
| bit 1 (odd)     | 1 = Channel is | s differential   |                 |                   |                  |                 |        |
|                 | 0 = Channel is | s single-ended   |                 |                   |                  |                 |        |
| bit 14 through  | SIGN[20:16]:   | Output Data S    | ign for Corresp | onding Analog     | Inputs bits      |                 |        |

bit 0 (even)

1 = Channel output data is signed0 = Channel output data is unsigned

## REGISTER 12-22: ADIEL: ADC INTERRUPT ENABLE REGISTER LOW

| R/W-0  | R/W-0 | R/W-0           | R/W-0 | R/W-0         | R/W-0          | R/W-0     | R/W-0 |
|--|-------|-----------------|-------|---------------|----------------|-----------|-------|
|  |       |                 | IE    | [15:8]        |                |           |       |
| bit 15   |       |                 |       |               |                |           | bit 8 |
|  |       |                 |       |               |                |           |       |
| R/W-0  | R/W-0 | R/W-0           | R/W-0 | R/W-0         | R/W-0          | R/W-0     | R/W-0 |
|  |       |                 | IE    | [7:0]         |                |           |       |
| bit 7  |       |                 |       |               |                |           | bit 0 |
|  |       |                 |       |               |                |           |       |
| Legend:  |       |                 |       |               |                |           |       |
| R = Readable   | bit   | W = Writable bi | it    | U = Unimpleme | ented bit, rea | ad as '0' |       |
| -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unkno |       |                 |       | nown          |                |           |       |

bit 15-0 IE[15:0]: Common Interrupt Enable bits

1 = Common and individual interrupts are enabled for the corresponding channel

0 = Common and individual interrupts are disabled for the corresponding channel

## REGISTER 12-23: ADIEH: ADC INTERRUPT ENABLE REGISTER HIGH

| U-0           | U-0   | U-0              | U-0   | U-0                                     | U-0       | U-0   | U-0   |
|---------------|-------|------------------|-------|---|-----------|-------|-------|
| —             | —     | —                | —     | —                                       | —         | —     | —     |
| bit 15        |       |                  |       |   |           |       | bit 8 |
|               |       |                  |       |   |           |       |       |
| U-0           | U-0   | U-0              | R/W-0 | R/W-0                                   | R/W-0     | R/W-0 | R/W-0 |
| _             | —     | _                |       |   | IE[20:16] |       |       |
| bit 7         |       |                  |       |   |           |       | bit 0 |
|               |       |                  |       |   |           |       |       |
| Legend:       |       |                  |       |   |           |       |       |
| R = Readable  | e bit | W = Writable I   | bit   | U = Unimplemented bit, read as '0'      |           |       |       |
| -n = Value at | POR   | '1' = Bit is set |       | '0' = Bit is cleared x = Bit is unknown |           |       | nown  |

bit 15-5 Unimplemented: Read as '0'

bit 4-0 IE[20:16]: Common Interrupt Enable bits

1 = Common and individual interrupts are enabled for the corresponding channel

0 = Common and individual interrupts are disabled for the corresponding channel

# REGISTER 12-24: ADSTATL: ADC DATA READY STATUS REGISTER LOW

| HSC/R-0                             | HSC/R-0 | HSC/R-0 | HSC/R-0 | HSC/R-0     | HSC/R-0        | HSC/R-0      | HSC/R-0 |
|-------------------------------------|---------|---------|---------|-------------|----------------|--------------|---------|
|                                     |         |         | AN[15   | :8]RDY      |                |              |         |
| bit 15                              |         |         |         |             |                |              | bit 8   |
|                                     |         |         |         |             |                |              |         |
| HSC/R-0                             | HSC/R-0 | HSC/R-0 | HSC/R-0 | HSC/R-0     | HSC/R-0        | HSC/R-0      | HSC/R-0 |
|                                     |         |         | AN[7:   | 0]RDY       |                |              |         |
| bit 7                               |         |         |         |             |                |              | bit 0   |
|                                     |         |         |         |             |                |              |         |
| Legend: U = Unimplemented bit, read |         |         |         | 1 as '0'    |                |              |         |
| P = Poodoblo bit $W = Writablo b$   |         |         | hit     | USC - Hardy | ara Sattabla/C | loarablo bit |         |

| R = Readable bit  | W = Writable bit | HSC = Hardware Settable/0 | Clearable bit      |
|-------------------|------------------|---------------------------|--------------------|
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared      | x = Bit is unknown |

bit 15-0 AN[15:0]RDY: Common Interrupt Enable for Corresponding Analog Inputs bits

1 = Channel conversion result is ready in the corresponding ADCBUFx register

0 = Channel conversion result is not ready

## REGISTER 12-25: ADSTATH: ADC DATA READY STATUS REGISTER HIGH

| U-0    | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0   |
|--------|-----|-----|-----|-----|-----|-----|-------|
| —      | —   | —   | —   | —   | —   | —   | —     |
| bit 15 |     |     |     |     |     |     | bit 8 |

| U-0   | U-0 | U-0 | HSC/R-0      | HSC/R-0 | HSC/R-0 | HSC/R-0 | HSC/R-0 |
|-------|-----|-----|--------------|---------|---------|---------|---------|
| —     | —   | —   | AN[20:16]RDY |         |         |         |         |
| bit 7 |     |     |              |         |         |         | bit 0   |

| Legend:           | U = Unimplemented b | U = Unimplemented bit, read as '0' |                    |  |  |  |
|-------------------|---------------------|------------------------------------|--------------------|--|--|--|
| R = Readable bit  | W = Writable bit    | HSC = Hardware Setta               | ble/Clearable bit  |  |  |  |
| -n = Value at POR | '1' = Bit is set    | '0' = Bit is cleared               | x = Bit is unknown |  |  |  |

bit 15-5 Unimplemented: Read as '0'

bit 4-0 AN[20:16]RDY: Common Interrupt Enable for Corresponding Analog Inputs bits

1 = Channel conversion result is ready in the corresponding ADCBUFx register

0 = Channel conversion result is not ready

# REGISTER 12-26: ADTRIGnL/ADTRIGnH: ADC CHANNEL TRIGGER n(x) SELECTION REGISTERS LOW AND HIGH (x = 0 TO 20; n = 0 TO 6)

| U-0    | U-0 | U-0 | R/W-0        | R/W-0        | R/W-0        | R/W-0        | R/W-0        |
|--------|-----|-----|--------------|--------------|--------------|--------------|--------------|
| _      | _   | _   | TRGSRC(x+1)4 | TRGSRC(x+1)3 | TRGSRC(x+1)2 | TRGSRC(x+1)1 | TRGSRC(x+1)0 |
| bit 15 |     |     |              |              |              |              | bit 8        |
|        |     |     |              |              |              |              |              |
| U-0    | U-0 | U-0 | R/W-0        | R/W-0        | R/W-0        | R/W-0        | R/W-0        |

| U-0   | U-0 | U-0 | R/W-0    | R/W-0    | R/W-0    | R/W-0    | R/W-0    |
|-------|-----|-----|----------|----------|----------|----------|----------|
| —     | _   | —   | TRGSRCx4 | TRGSRCx3 | TRGSRCx2 | TRGSRCx1 | TRGSRCx0 |
| bit 7 |     |     |          |          |          |          | bit 0    |

# Legend:

| R = Readable bit  | W = Writable bit | U = Unimplemented bit, read as | ·0'                |
|-------------------|------------------|--------------------------------|--------------------|
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared           | x = Bit is unknown |

## bit 15-13 Unimplemented: Read as '0'

| bit 12-8 | TRGSRC(x+1)[4:0]: Trigger Source Selection for Corresponding Analog Inputs bits<br>(TRGSRC1 to TRGSRC19 – Odd) |
|----------|--|
|          | 11111 = ADTRG31 (PPS input)  |
|          | 11110 = PTG12  |
|          | 11101 <b>= CLC2</b>  |
|          | 11100 = CLC1   |
|          | 11011 = Reserved   |
|          | 11010 = Reserved   |
|          | 11001 = Reserved   |
|          | 11000 = MCCP5 CCP Interrupt  |
|          | 10111 = SCCP4 CCP Interrupt  |
|          | 10110 = SCCP3 CCP Interrupt  |
|          | 10101 = SCCP2 CCP Interrupt  |
|          | 10100 = SCCP1 CCP Interrupt  |
|          | 10011 = Reserved   |
|          | 10010 = CLC4 Output  |
|          | 10001 = CLC3 Output  |
|          | 10000 = MCCP5 Trigger  |
|          | 01111 = SCCP4 Trigger  |
|          | 01110 = SCCP3 Trigger  |
|          | 01101 = SCCP2 Trigger  |
|          | 01100 = SCCP1 Trigger  |
|          | 01011 = PWM4 Trigger 2<br>01010 = PWM4 Trigger 1   |
|          | 01010 = PWM4 Higger 1<br>01001 = PWM3 Trigger 2  |
|          | 01000 = PWM3 Trigger 1   |
|          | 00111 = PWM2 Trigger 2   |
|          | 00110 = PWM2 Trigger 1   |
|          | 00101 = PWM1 Trigger 2   |
|          | 00100 = PWM1 Trigger 1   |
|          | 00011 = Reserved   |
|          | 00010 = Level software trigger   |
|          | 00001 = Common software trigger  |
|          | 00000 = No trigger is enabled  |
| bit 7-5  | Unimplemented: Read as '0'   |
|          |  |

# REGISTER 12-26: ADTRIGnL/ADTRIGnH: ADC CHANNEL TRIGGER n(x) SELECTION REGISTERS LOW AND HIGH (x = 0 TO 20; n = 0 TO 6) (CONTINUED)

| bit 4-0 | <b>TRGSRCx[4:0]</b> : Common Interrupt Enable for Corresponding Analog Inputs bits (TRGSRC0 to TRGSRC20 – Even) |
|---------|---|
|         |   |
|         | 11111 = ADTRG31 (PPS input)<br>11110 = PTG12  |
|         | 11110 = FIG12<br>11101 = CLC2   |
|         | 11100 = CLC1  |
|         | 1100 = 0101<br>11011 = Reserved   |
|         | 11010 = Reserved  |
|         | 11001 = Reserved  |
|         | 11000 = MCCP5 CCP Interrupt   |
|         | 10111 = SCCP4 CCP Interrupt   |
|         | 10110 = SCCP3 CCP Interrupt   |
|         | 10101 = SCCP2 CCP Interrupt   |
|         | 10100 = SCCP1 CCP Interrupt   |
|         | 10011 <b>= Reserved</b>   |
|         | 10010 = CLC4 Output   |
|         | 10001 = CLC3 Output   |
|         | 10000 = MCCP5 Trigger   |
|         | 01111 = SCCP4 Trigger   |
|         | 01110 = SCCP3 Trigger   |
|         | 01101 = SCCP2 Trigger   |
|         | 01100 = SCCP1 Trigger   |
|         | 01011 <b>= PWM4 Trigger 2</b>   |
|         | 01010 = PWM4 Trigger 1  |
|         | 01001 = PWM3 Trigger 2  |
|         | 01000 <b>= PWM3 Trigger 1</b>   |
|         | 00111 = PWM2 Trigger 2  |
|         | 00110 = PWM2 Trigger 1  |
|         | 00101 = PWM1 Trigger 2  |
|         | 00100 = PWM1 Trigger 1  |
|         | 00011 = Reserved  |
|         | 00010 = Level software trigger  |
|         | 00001 = Common software trigger   |
|         | 00000 = No trigger is enabled   |
|         |   |

STAT

Unimplemented: Read as '0'

| U-0    | U-0   | U-0       | HSC/R-0 | HSC/R-0 | HSC/R-0 | HSC/R-0 | HSC/R-0 |
|--------|-------|-----------|---------|---------|---------|---------|---------|
| —      | —     | —         | CHNL4   | CHNL3   | CHNL2   | CHNL1   | CHNL0   |
| bit 15 |       |           |         |         |         |         | bit 8   |
|        |       |           |         |         |         |         |         |
| R/W-0  | R/W-0 | HC/HS/R-0 | R/W-0   | R/W-0   | R/W-0   | R/W-0   | R/W-0   |

**BTWN** 

# REGISTER 12-27: ADCMPxCON: ADC DIGITAL COMPARATOR x CONTROL REGISTER (x = 0, 1, 2, 3)

| Legend:           | HC = Hardware Clearable bit | U = Unimplemented bit,                | read as '0'                |  |
|-------------------|-----------------------------|---------------------------------------|----------------------------|--|
| R = Readable bit  | W = Writable bit            | HSC = Hardware Settable/Clearable bit |                            |  |
| -n = Value at POR | '1' = Bit is set            | '0' = Bit is cleared                  | HS = Hardware Settable bit |  |

HIHI

HILO

| bit 12-8 | CHNL[4:0]: Input Channel Number bits   |
|----------|--|
|          | If the comparator has detected an event for a channel, this channel number is written to these bits.<br>11111 = Reserved   |
|          | 10101 = Reserved<br>10100 = Band gap, 1.2V (AN20)<br>10011 = Temperature sensor (AN19)<br>10010 = AN18   |
|          | 00011 = AN3<br>00010 = AN2<br>00001 = AN1<br>00000 = AN0   |
| bit 7    | <b>CMPEN:</b> Comparator Enable bit<br>1 = Comparator is enabled<br>0 = Comparator is disabled and the STAT status bit is cleared  |
| bit 6    | <ul> <li>IE: Comparator Common ADC Interrupt Enable bit</li> <li>1 = Common ADC interrupt will be generated if the comparator detects a comparison event</li> <li>0 = Common ADC interrupt will not be generated for the comparator</li> </ul> |
|          |  |

| bit 5 | STAT: Comparator Event Status bit |
|-------|-----------------------------------|
|       |                                   |

- This bit is cleared by hardware when the channel number is read from the CHNL[4:0] bits. 1 = A comparison event has been detected since the last read of the CHNL[4:0] bits
  - 0 = A comparison event has not been detected since the last read of the CHNL[4:0] bits
- bit 4 **BTWN:** Between Low/High Comparator Event bit 1 = Generates a comparator event when ADCMPxLO ≤ ADCBUFx < ADCMPxHI 0 = Does not generate a digital comparator event when ADCMPxLO ≤ ADCBUFx < ADCMPxHI
- bit 3 HIHI: High/High Comparator Event bit
  - 1 = Generates a digital comparator event when ADCBUFx ≥ ADCMPxHI
    - 0 = Does not generate a digital comparator event when ADCBUFx ≥ ADCMPxHI
- bit 2 HILO: High/Low Comparator Event bit
  - 1 = Generates a digital comparator event when ADCBUFx < ADCMPxHI
  - 0 = Does not generate a digital comparator event when ADCBUFx < ADCMPxHI
- bit 1 LOHI: Low/High Comparator Event bit
  - $1 = \text{Generates a digital comparator event when ADCBUFx <math>\geq$  ADCMPxLO
    - 0 = Does not generate a digital comparator event when ADCBUFx ≥ ADCMPxLO
- bit 0 LOLO: Low/Low Comparator Event bit
  - 1 = Generates a digital comparator event when ADCBUFx < ADCMPxLO
  - 0 = Does not generate a digital comparator event when ADCBUFx < ADCMPxLO

CMPEN

bit 7

bit 15-13

IE

LOLO

bit 0

LOHI

### REGISTER 12-28: ADCMPxENL: ADC DIGITAL COMPARATOR x CHANNEL ENABLE REGISTER LOW (x = 0 or 3)

| R/W-0  | R/W-0 | R/W-0 | R/W-0 | R/W-0   | R/W-0 | R/W-0 | R/W-0 |
|--------|-------|-------|-------|---------|-------|-------|-------|
|        |       |       | CMPE  | N[15:8] |       |       |       |
| bit 15 |       |       |       |         |       |       | bit 8 |
|        |       |       |       |         |       |       |       |
| R/W/0  | R/W-0 | R/W-0 | R/W-0 | R/W-0   | R/W-0 | R/W-0 | R/W-0 |
|        |       |       | CMPE  | EN[7:0] |       |       |       |
| bit 7  |       |       |       |         |       |       | bit 0 |
|        |       |       |       |         |       |       |       |

| Legend:           |                  |                        |                    |
|-------------------|------------------|------------------------|--------------------|
| R = Readable bit  | W = Writable bit | U = Unimplemented bit, | read as '0'        |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared   | x = Bit is unknown |

bit 15-0 **CMPEN[15:0]:** Comparator Enable for Corresponding Input Channels bits

0 = Conversion result for corresponding channel is not used by the comparator

## REGISTER 12-29: ADCMPXENH: ADC DIGITAL COMPARATOR x CHANNEL ENABLE REGISTER HIGH (x = 0 or 3)

| U-0    | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | R/W-0 |
|--------|-----|-----|-----|-----|-----|-----|-------|
| —      | —   | —   | —   | —   | —   | —   | —     |
| bit 15 |     |     |     |     |     |     | bit 8 |

| U-0   | U-0 | U-0 | R/W-0        | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|-------|-----|-----|--------------|-------|-------|-------|-------|
| —     | —   | —   | CMPEN[20:16] |       |       |       |       |
| bit 7 |     |     |              |       |       |       | bit 0 |

| Legend:           |                  |                       |                    |
|-------------------|------------------|-----------------------|--------------------|
| R = Readable bit  | W = Writable bit | U = Unimplemented bit | t, read as '0'     |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared  | x = Bit is unknown |

bit 15-5 Unimplemented: Read as '0'

bit 4-0

CMPEN[20:16]: Comparator Enable for Corresponding Input Channels bits

1 = Conversion result for corresponding channel is used by the comparator

0 = Conversion result for corresponding channel is not used by the comparator

<sup>1 =</sup> Conversion result for corresponding channel is used by the comparator

# DECISTED 42 201 ADEL CONTACTAL FUTED & CONTROL DECISTED

|              | (^ - ^)  | 0 or 3)                          |                                       |                   |                 |                  |           |  |  |
|--------------|--|----------------------------------|---------------------------------------|-------------------|-----------------|------------------|-----------|--|--|
| R/W-0        | R/W-0  | R/W-0                            | R/W-0                                 | R/W-0             | R/W-0           | R/W-0            | HSC/R-0   |  |  |
| FLEN         | MODE1  | MODE0                            | OVRSAM2                               | OVRSAM1           | OVRSAM0         | IE               | RDY       |  |  |
| bit 15       |  |                                  |                                       |                   |                 | 1                | bit       |  |  |
| U-0          | U-0  | U-0                              | R/W-0                                 | R/W-0             | R/W-0           | R/W-0            | R/W-0     |  |  |
| _            |  | _                                | FLCHSEL4                              | FLCHSEL3          | FLCHSEL2        | FLCHSEL1         | FLCHSEL0  |  |  |
| bit 7        |  |                                  |                                       |                   |                 |                  | bit       |  |  |
| Legend:      |  | U = Unimpler                     | nented bit, read                      | as '0'            |                 |                  |           |  |  |
| R = Readab   | le bit   | W = Writable                     |                                       |                   | /are Settable/C | learable bit     |           |  |  |
| -n = Value a | t POR  | '1' = Bit is set                 |                                       | '0' = Bit is clea | ared            | x = Bit is unkr  | nown      |  |  |
|              |  |                                  |                                       |                   |                 |                  |           |  |  |
| bit 15       | FLEN: Filter   | Enable bit                       |                                       |                   |                 |                  |           |  |  |
|              | 1 = Filter is e  | enabled                          |                                       |                   |                 |                  |           |  |  |
|              | 0 = Filter is o  | disabled and the                 | RDY bit is clea                       | ared              |                 |                  |           |  |  |
| bit 14-13    | MODE[1:0]:   | Filter Mode bits                 | ;                                     |                   |                 |                  |           |  |  |
|              | 11 = Averaging mode  |                                  |                                       |                   |                 |                  |           |  |  |
|              | 10 = Reserved  |                                  |                                       |                   |                 |                  |           |  |  |
|              | 01 = Reserved  |                                  |                                       |                   |                 |                  |           |  |  |
|              |  | mpling mode                      |                                       |                   |                 |                  |           |  |  |
| bit 12-10    | OVRSAM[2:0]: Filter Averaging/Oversampling Ratio bits  |                                  |                                       |                   |                 |                  |           |  |  |
|              | <u>If MODE[1:0] = 00:</u>  |                                  |                                       |                   |                 |                  |           |  |  |
|              | 111 = 128x (16-bit result in the ADFLxDAT register is in 12.4 format)  |                                  |                                       |                   |                 |                  |           |  |  |
|              | 110 = 32x (15-bit result in the ADFLxDAT register is in 12.3 format)   |                                  |                                       |                   |                 |                  |           |  |  |
|              | 101 = 8x (14-bit result in the ADFLxDAT register is in 12.2 format)<br>100 = 2x (13-bit result in the ADFLxDAT register is in 12.1 format)                                 |                                  |                                       |                   |                 |                  |           |  |  |
|              | 011 = 256x (16-bit result in the ADFLxDAT register is in 12.1 format)  |                                  |                                       |                   |                 |                  |           |  |  |
|              | 010 = 64x (15-bit result in the ADFLxDAT register is in 12.3 format)   |                                  |                                       |                   |                 |                  |           |  |  |
|              | 001 = 16x (14-bit result in the ADFLxDAT register is in 12.2 format)   |                                  |                                       |                   |                 |                  |           |  |  |
|              | 000 = 4x (13-bit result in the ADFLxDAT register is in 12.1 format)  |                                  |                                       |                   |                 |                  |           |  |  |
|              | If MODE[1:0] = 11 (12-bit result in the ADFLxDAT register in all instances):   |                                  |                                       |                   |                 |                  |           |  |  |
|              | 111 = 256x   |                                  |                                       |                   |                 |                  |           |  |  |
|              | 110 = <b>128</b> x   |                                  |                                       |                   |                 |                  |           |  |  |
|              | 101 = 64x<br>100 = 32x   |                                  |                                       |                   |                 |                  |           |  |  |
|              | 100 = 32x<br>011 = 16x   |                                  |                                       |                   |                 |                  |           |  |  |
|              | 110 <b>= 8x</b>  |                                  |                                       |                   |                 |                  |           |  |  |
|              | 001 <b>= 4x</b>  |                                  |                                       |                   |                 |                  |           |  |  |
|              | 000 = 2x   |                                  |                                       |                   |                 |                  |           |  |  |
| bit 9        | IE: Filter Common ADC Interrupt Enable bit   |                                  |                                       |                   |                 |                  |           |  |  |
|              | <ul> <li>1 = Common ADC interrupt will be generated when the filter result will be ready</li> <li>0 = Common ADC interrupt will not be generated for the filter</li> </ul> |                                  |                                       |                   |                 |                  |           |  |  |
| bit 8        |  | ampling Filter D                 |                                       |                   |                 |                  |           |  |  |
|              | This bit is cle<br>1 = Data in t   | eared by hardwa<br>he ADFLxDAT r | are when the res<br>register is ready | sult is read from |                 | -                |           |  |  |
|              | 0 = 1 he ADE   | LxDAT register                   | has been read                         | and new data      | in the ADFL vD  | Al register is r | vot roady |  |  |
| bit 7-5      |  | nted: Read as '                  |                                       |                   |                 | / register is i  | lot ready |  |  |

## REGISTER 12-30: ADFLxCON: ADC DIGITAL FILTER x CONTROL REGISTER (x = 0 or 3) (CONTINUED)

bit 4-0 FLCHSEL[4:0]: Oversampling Filter Input Channel Selection bits

11111 = Reserved

... 10101 = Reserved 10100 = Band gap, 1.2V (AN20) 10011 = Temperature sensor (AN19) 10010 = AN18 ... 00011 = AN3 00010 = AN2 00001 = AN1 00000 = AN0 NOTES:
## 13.0 HIGH-SPEED ANALOG COMPARATOR WITH SLOPE COMPENSATION DAC

Note 1: This data sheet summarizes the features of the dsPIC33CK64MP105 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "High-Speed Analog Comparator Module" (www.microchip.com/ DS70005280) in the "dsPIC33/PIC24 Family Reference Manual".

The high-speed analog comparator module provides a method to monitor voltage, current and other critical signals in a power conversion application that may be too fast for the CPU and ADC to capture. There are a total of three comparator modules. The analog comparator module can be used to implement Peak Current mode control, Critical Conduction mode (variable frequency) and Hysteretic Control mode.

## 13.1 Overview

The high-speed analog comparator module is comprised of a high-speed comparator, Pulse Density Modulation (PDM) DAC and a slope compensation unit. The slope compensation unit provides a user-defined slope which can be used to alter the DAC output. This feature is useful in applications, such as Peak Current mode control, where slope compensation is required to maintain the stability of the power supply. The user simply specifies the direction and rate of change for the slope compensation and the output of the DAC is modified accordingly. The DAC consists of a PDM unit, followed by a digitally controlled multiphase RC filter. The PDM unit uses a phase accumulator circuit to generate an output stream of pulses. The density of the pulse stream is proportional to the input data value, relative to the maximum value supported by the bit width of the accumulator. The output pulse density is representative of the desired output voltage. The pulse stream is filtered with an RC filter to yield an analog voltage. The output of the DAC is connected to the negative input of the comparator. The positive input of the comparator can be selected using a MUX from either of the input pins. The comparator provides a high-speed operation with a typical delay of 15 ns.

The output of the comparator is processed by the pulse stretcher and the digital filter blocks, which prevent comparator response to unintended fast transients in the inputs. Figure 13-1 shows a block diagram of the high-speed analog comparator module. The DAC module can be operated in one of three modes: Slope Generation mode, Hysteretic mode and Triangle Wave mode. Each of these modes can be used in a variety of power supply applications.

Note: The DACOUT1 pin can only be associated with a single DAC output at any given time. If more than one DACOEN bit is set, the DACOUT1 pin will be a combination of the signals.



#### FIGURE 13-1: HIGH-SPEED ANALOG COMPARATOR MODULE BLOCK DIAGRAM

## 13.2 Features Overview

- Three Rail-to-Rail Analog Comparators
- Up to Four Selectable Input Sources per Comparator
- Programmable Comparator Hysteresis
- Programmable Output Polarity
- Interrupt Generation Capability
- Dedicated Pulse Density Modulation DAC for each Analog Comparator:
  - PDM unit followed by a digitally controlled multimode multipole RC filter
- Multimode Multipole RC Output Filter:
  - Transition mode: Provides the fastest response
  - Fast mode: For tracking DAC slopes
  - Steady-State mode: Provides 12-bit resolution
- Slope Compensation along with each DAC:
  - Slope Generation mode
  - Hysteretic Control mode
  - Triangle Wave mode
- Functional Support for the High-Speed PWM module which Includes:
  - PWM duty cycle control
  - PWM period control
  - PWM Fault detect

## 13.3 Control Registers

The DACCTRL1L and DACCTRL2H/L registers are common configuration registers for DAC modules.

The DACxCON, DACxDAT, SLPxCON and SLPxDAT registers specify the operation of individual modules.

| bit 7<br>Legend:<br>R = Readable bi<br>-n = Value at PC<br>bit 15 D<br>bit 15 D<br>bit 14 U<br>bit 13 D<br>bit 12-8 U<br>bit 7-6 C<br>1<br>1   | —<br>R/W-0                         | DACSIDL                           | —                        |                         |                                     |                         |                         |
|--|------------------------------------|-----------------------------------|--------------------------|-------------------------|-------------------------------------|-------------------------|-------------------------|
| R/W-0         CLKSEL1 <sup>(1,3)</sup> C         bit 7         Legend:         R = Readable bi         -n = Value at PC         bit 15       D         bit 15       D         bit 13       D         bit 13       D         bit 12-8       U         bit 7-6       C         1       1 | P/\\/_0                            | •                                 |                          | _                       | —                                   |                         | —                       |
| CLKSEL1 <sup>(1,3)</sup> C<br>bit 7<br>Legend:<br>R = Readable bi<br>-n = Value at PC<br>bit 15 D<br>bit 15 D<br>bit 14 U<br>bit 13 D<br>bit 12-8 U<br>bit 7-6 C<br>1<br>1   | P/W/ 0                             |                                   |                          |                         |                                     |                         | bit 8                   |
| CLKSEL1 <sup>(1,3)</sup> C<br>bit 7<br>Legend:<br>R = Readable bi<br>-n = Value at PC<br>bit 15 D<br>bit 15 D<br>bit 14 U<br>bit 13 D<br>bit 12-8 U<br>bit 7-6 C<br>1<br>1   |                                    |                                   |                          |                         |                                     |                         |                         |
| bit 7<br>Legend:<br>R = Readable bi<br>-n = Value at PC<br>bit 15 D<br>bit 15 D<br>bit 14 U<br>bit 13 D<br>bit 12-8 U<br>bit 7-6 C<br>1<br>1   |                                    | R/W-0                             | R/W-0                    | U-0                     | R/W-0                               | R/W-0                   | R/W-0                   |
| Legend:<br>R = Readable bi<br>-n = Value at PC<br>bit 15 D<br>1<br>0<br>bit 14 U<br>bit 13 D<br>1<br>0<br>bit 12-8 U<br>bit 7-6 C<br>1<br>1  | LKSEL0 <sup>(1,3)</sup>            | CLKDIV1 <sup>(1,3)</sup>          | CLKDIV0 <sup>(1,3)</sup> |                         | FCLKDIV2 <sup>(2)</sup>             | FCLKDIV1 <sup>(2)</sup> | FCLKDIV0 <sup>(2)</sup> |
| R = Readable bi<br>-n = Value at PC<br>bit 15 D<br>1<br>0<br>bit 14 U<br>bit 13 D<br>1<br>0<br>bit 12-8 U<br>bit 7-6 C<br>1<br>1   |                                    |                                   |                          |                         |                                     |                         | bit C                   |
| <u>-n = Value at PC</u><br>bit 15 D<br>bit 14 U<br>bit 13 D<br>bit 12-8 U<br>bit 7-6 C   |                                    |                                   |                          |                         |                                     |                         |                         |
| bit 15 D<br>bit 14 U<br>bit 13 D<br>bit 12-8 U<br>bit 7-6 C  | t                                  | W = Writable b                    | it                       | U = Unimple             | emented bit, rea                    | d as '0'                |                         |
| bit 14 U<br>bit 13 D<br>bit 12-8 U<br>bit 7-6 C  | R                                  | '1' = Bit is set                  |                          | '0' = Bit is c          | leared                              |                         |                         |
| bit 14 U<br>bit 13 D<br>bit 12-8 U<br>bit 7-6 C  |                                    |                                   |                          |                         |                                     |                         |                         |
| bit 14 U<br>bit 13 D<br>bit 12-8 U<br>bit 7-6 C  | ACON: Com                          | nmon DAC Mod                      | ule Enable bit           |                         |                                     |                         |                         |
| bit 14 U<br>bit 13 D<br>bit 12-8 U<br>bit 7-6 C  |                                    | DAC modules                       |                          |                         |                                     |                         |                         |
| bit 13 D<br>bit 12-8 U<br>bit 7-6 C<br>1   |                                    |                                   |                          |                         | to reduce powe                      | er consumption          | ; any pending           |
| bit 13 D<br>bit 12-8 U<br>bit 7-6 C<br>1   | -                                  | de and/or under                   |                          | are cleared             |                                     |                         |                         |
| 1<br>0<br>bit 12-8<br>U<br>bit 7-6<br>C<br>1<br>1  | -                                  | ted: Read as '0'                  |                          |                         |                                     |                         |                         |
| 0<br>bit 12-8 U<br>bit 7-6 C   | DACSIDL: DAC Stop in Idle Mode bit |                                   |                          |                         |                                     |                         |                         |
| bit 7-6 C  |                                    | ues module oper<br>module operati |                          |                         | lle mode                            |                         |                         |
| 1  | nimplement                         | ted: Read as '0'                  |                          |                         |                                     |                         |                         |
| 1  | LKSEL[1:0]                         | : DAC Clock So                    | urce Select bits         | <mark>,(1,3)</mark>     |                                     |                         |                         |
|  | 1 = Fpllo                          |                                   |                          |                         |                                     |                         |                         |
| 0  | 0 = AFpllo                         |                                   |                          |                         |                                     |                         |                         |
|  | 1 = Fvco/2                         |                                   |                          |                         |                                     |                         |                         |
|  | 0 = AFvco/2                        |                                   | (1 3)                    |                         |                                     |                         |                         |
|  |                                    | DAC Clock Div                     | ider bits                |                         |                                     |                         |                         |
|  | 1 = Divide-by                      | •                                 | aluti (avala)            |                         |                                     |                         |                         |
|  | 1 = Divide-by                      | y-3 (non-uniform                  | i duty cycle)            |                         |                                     |                         |                         |
|  | $1 = Divide - b_{1}^{2}$ $0 = 1x$  | y-2                               |                          |                         |                                     |                         |                         |
|  |                                    | ted: Read as '0'                  |                          |                         |                                     |                         |                         |
|  | -                                  | 1: Comparator F                   |                          | der bits <sup>(2)</sup> |                                     |                         |                         |
|  | 11 = Divide-l                      |                                   |                          |                         |                                     |                         |                         |
|  | 10 = Divide-l                      |                                   |                          |                         |                                     |                         |                         |
|  | 01 = Divide-l                      | •                                 |                          |                         |                                     |                         |                         |
|  | 00 = Divide-l                      |                                   |                          |                         |                                     |                         |                         |
|  | 11 = Divide-l                      | 2                                 |                          |                         |                                     |                         |                         |
|  | 10 = Divide-l<br>01 = Divide-l     |                                   |                          |                         |                                     |                         |                         |
|  | 01 = Divide-1                      | ~, _                              |                          |                         |                                     |                         |                         |
| Note 1: These  | bite chould                        | only be chonce                    |                          | N = 0 to ovoi           | dunnradiatabla                      | bobayier                |                         |
|  |                                    |                                   |                          |                         | d unpredictable<br>SEL[1:0], and th |                         | )                       |

### REGISTER 13-1: DACCTRL1L: DAC CONTROL 1 LOW REGISTER

- The input clock to this divider is the selected clock input, CLKSEL[1:0], and then divided by 2. Z:
  - 3: Clock source and dividers should yield an effective DAC clock input of 500 MHz.

### REGISTER 13-2: DACCTRL2H: DAC CONTROL 2 HIGH REGISTER

| U-0    | U-0    | U-0           | U-0    | U-0                  | U-0   | R/W-0         | R/W-0                 |
|--------|--------|---------------|--------|----------------------|-------|---------------|-----------------------|
| —      | —      | _             |        | _                    | —     | SSTIM         | E[9:8] <sup>(1)</sup> |
| bit 15 |        |               | ·      |                      |       | •             | bit 8                 |
|        | D MM O | <b>D</b> 1110 | DAALO  |                      | DAALO | <b>D</b> 44/4 | <b>D</b> 444 0        |
| R/W-1  | R/W-0  | R/W-0         | R/W-0  | R/W-1                | R/W-0 | R/W-1         | R/W-0                 |
|        |        |               | SSTIME | [7:0] <sup>(1)</sup> |       |               |                       |
| bit 7  |        |               |        |                      |       |               | bit 0                 |

| Legend:           |                  |                                    |  |
|-------------------|------------------|------------------------------------|--|
| R = Readable bit  | W = Writable bit | U = Unimplemented bit, read as '0' |  |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared               |  |

bit 15-10 Unimplemented: Read as '0'

bit 9-0 SSTIME[9:0]: Time from Start of Transition Mode until Steady-State Filter is Enabled bits<sup>(1)</sup>

**Note 1:** The value for SSTIME[9:0] should be greater than the TMODTIME[9:0] value.

#### REGISTER 13-3: DACCTRL2L: DAC CONTROL 2 LOW REGISTER

| U-0    | U-0 | U-0 | U-0 | U-0 | U-0 | R/W-0                        | R/W-0 |
|--------|-----|-----|-----|-----|-----|------------------------------|-------|
| —      | —   | —   | —   | —   | —   | TMODTIME[9:8] <sup>(1)</sup> |       |
| bit 15 |     |     |     |     |     |                              | bit 8 |

| R/W-0                        | R/W-1 | R/W-0 | R/W-1 | R/W-0 | R/W-1 | R/W-0 | R/W-1 |
|------------------------------|-------|-------|-------|-------|-------|-------|-------|
| TMODTIME[7:0] <sup>(1)</sup> |       |       |       |       |       |       |       |
| bit 7                        |       |       |       |       |       |       | bit 0 |

| Legend:           |                  |                                    |
|-------------------|------------------|------------------------------------|
| R = Readable bit  | W = Writable bit | U = Unimplemented bit, read as '0' |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared               |

bit 15-10 Unimplemented: Read as '0'

bit 9-0 **TMODTIME[9:0]:** Transition Mode Duration bits<sup>(1)</sup>

Note 1: The value for TMODTIME[9:0] should be less than the SSTIME[9:0] value.

| U-0          | U-0   | U-0              | U-0   | U-0          | U-0              | R/W-0    | R/W-0  |
|--------------|-------|------------------|-------|--------------|------------------|----------|--------|
| _            | —     | —                | _     | —            | —                | TMC      | B[9:8] |
| bit 15       |       |                  |       |              |                  |          | bit 8  |
|              |       |                  |       |              |                  |          |        |
| R/W-0        | R/W-0 | R/W-0            | R/W-0 | R/W-0        | R/W-0            | R/W-0    | R/W-0  |
|              |       |                  | TMC   | B[7:0]       |                  |          |        |
| bit 7        |       |                  |       |              |                  |          | bit 0  |
|              |       |                  |       |              |                  |          |        |
| Legend:      |       |                  |       |              |                  |          |        |
| R = Readable | e bit | W = Writable bit | t     | U = Unimpler | nented bit, read | l as '0' |        |
|              |       |                  |       |              |                  |          |        |

bit 15-10 **Unimplemented:** Read as '0'

-n = Value at POR

bit 9-0 **TMCB[9:0]:** DACx Leading-Edge Blanking bits These register bits specify the blanking period for the comparator, following changes to the DAC output during Change-of-State (COS), for the input signal selected by the HCFSEL[3:0] bits in Register 13-9.

'0' = Bit is cleared

#### REGISTER 13-5: DACxCONL: DACx CONTROL LOW REGISTER

'1' = Bit is set

| R/W-0  | R/W-0                  | R/W-0                  | U-0 | U-0 | R/W-0 | R/W-0  | R/W-0  |
|--------|------------------------|------------------------|-----|-----|-------|--------|--------|
| DACEN  | IRQM1 <sup>(1,2)</sup> | IRQM0 <sup>(1,2)</sup> | —   | —   | CBE   | DACOEN | FLTREN |
| bit 15 |                        |                        |     |     |       |        | bit 8  |

| R/W-0   | R/W-0  | R/W-0  | R/W-0  | R/W-0  | R/W-0  | R/W-0   | R/W-0   |
|---------|--------|--------|--------|--------|--------|---------|---------|
| CMPSTAT | CMPPOL | INSEL2 | INSEL1 | INSEL0 | HYSPOL | HYSSEL1 | HYSSEL0 |
| bit 7   |        |        |        |        |        |         | bit 0   |

| Legend:           |                  |                                    |  |
|-------------------|------------------|------------------------------------|--|
| R = Readable bit  | W = Writable bit | U = Unimplemented bit, read as '0' |  |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared               |  |

bit 15 DACEN: Individual DACx Module Enable bit

- 1 = Enables DACx module
- 0 = Disables DACx module to reduce power consumption; any pending Slope mode and/or underflow conditions are cleared
- bit 14-13 **IRQM[1:0]:** Interrupt Mode select bits<sup>(1,2)</sup>
  - 11 = Generates an interrupt on either a rising or falling edge detect
  - 10 = Generates an interrupt on a falling edge detect
  - 01 = Generates an interrupt on a rising edge detect
  - 00 = Interrupts are disabled
- bit 12-11 Unimplemented: Read as '0'

#### Note 1: Changing these bits during operation may generate a spurious interrupt.

2: The edge selection is a post-polarity selection via the CMPPOL bit.

## REGISTER 13-5: DACxCONL: DACx CONTROL LOW REGISTER (CONTINUED)

| bit 10  | CBE: Comparator Blank Enable bit   |
|---------|--|
|         | 1 = Enables the analog comparator output to be blanked (gated off) during the recovery transition  |
|         | following the completion of a slope operation<br>0 = Disables the blanking signal to the analog comparator; therefore, the analog comparator output is |
|         | always active  |
| bit 9   | DACOEN: DACx Output Buffer Enable bit  |
|         | 1 = DACx analog voltage is connected to the DACOUT pin   |
|         | 0 = DACx analog voltage is not connected to the DACOUT pin   |
| bit 8   | FLTREN: Comparator Digital Filter Enable bit   |
|         | 1 = Digital filter is enabled  |
|         | 0 = Digital filter is disabled   |
| bit 7   | CMPSTAT: Comparator Status bits  |
|         | The current state of the comparator output including the CMPPOL selection.   |
| bit 6   | CMPPOL: Comparator Output Polarity Control bit   |
|         | 1 = Output is inverted   |
|         | 0 = Output is non-inverted   |
| bit 5-3 | INSEL[2:0]: Comparator Input Source Select bits  |
|         | 111 = Reserved   |
|         | 110 = Reserved   |
|         | 101 = Reserved   |
|         | 100 = Reserved   |
|         | 011 = CMPxD input pin<br>010 = CMPxC input pin   |
|         | 001 = CMPxB input pin  |
|         | 000 = CMPxA input pin  |
| bit 2   | HYSPOL: Comparator Hysteresis Polarity Select bit  |
|         | 1 = Hysteresis is applied to the falling edge of the comparator output   |
|         | 0 = Hysteresis is applied to the rising edge of the comparator output  |
| bit 1-0 | HYSSEL[1:0]: Comparator Hysteresis Select bits   |
|         | 11 = 45 mv hysteresis  |
|         | 10 = 30 mv hysteresis  |
|         | 01 = 15 mv hysteresis  |
|         | 00 = No hysteresis is selected   |
| Note 1: | Changing these bits during operation may generate a spurious interrupt.  |
| 2:      | The edge selection is a post-polarity selection via the CMPPOL bit.  |

#### REGISTER 13-6: DACxDATH: DACx DATA HIGH REGISTER

| U-0           | U-0   | U-0              | U-0   | R/W-0            | R/W-0            | R/W-0    | R/W-0 |
|---------------|-------|------------------|-------|------------------|------------------|----------|-------|
| —             | -     | -                | —     |                  | DACDA            | TH[11:8] |       |
| bit 15        |       |                  |       |                  |                  |          | bit 8 |
|               |       |                  |       |                  |                  |          |       |
| R/W-0         | R/W-0 | R/W-0            | R/W-0 | R/W-0            | R/W-0            | R/W-0    | R/W-0 |
|               |       |                  | DACD  | ATH[7:0]         |                  |          |       |
| bit 7         |       |                  |       |                  |                  |          | bit 0 |
|               |       |                  |       |                  |                  |          |       |
| Legend:       |       |                  |       |                  |                  |          |       |
| R = Readable  | e bit | W = Writable bit |       | U = Unimplen     | nented bit, read | d as '0' |       |
| -n = Value at | POR   | '1' = Bit is set |       | '0' = Bit is cle | ared             |          |       |

bit 15-12 Unimplemented: Read as '0'

bit 11-0 DACDATH[11:0]: DACx Data bits

This register specifies the high DACx data value. Valid values are from 205 to 3890.

#### REGISTER 13-7: DACxDATL: DACx DATA LOW REGISTER

| U-0    | U-0 | U-0 | U-0 | R/W-0 | R/W-0 | R/W-0    | R/W-0 |
|--------|-----|-----|-----|-------|-------|----------|-------|
| —      | —   | —   | —   |       | DACDA | TL[11:8] |       |
| bit 15 |     |     |     |       |       |          | bit 8 |

| R/W-0        | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|--------------|-------|-------|-------|-------|-------|-------|-------|
| DACDATL[7:0] |       |       |       |       |       |       |       |
| bit 7 bit 0  |       |       |       |       |       |       |       |

| Legend:           |                  |                                    |  |
|-------------------|------------------|------------------------------------|--|
| R = Readable bit  | W = Writable bit | U = Unimplemented bit, read as '0' |  |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared               |  |

bit 15-12 Unimplemented: Read as '0'

bit 11-0 DACDATL[11:0]: DACx Low Data bits

In Hysteretic mode, Slope Generator mode and Triangle mode, this register specifies the low data value and/or limit for the DACx module. Valid values are from 205 to 3890.

|               | 11.0  | 11.0               | 11.0                      |                    |                     |                | 11.0  |
|---------------|---|--------------------|---------------------------|--------------------|---------------------|----------------|-------|
| R/W-0         | U-0   | U-0                | U-0                       | R/W-0              | R/W-0               | R/W-0          | U-0   |
| SLOPEN        |   | —                  |                           | HME <sup>(1)</sup> | TWME <sup>(2)</sup> | PSE            |       |
| bit 15        |   |                    |                           |                    |                     |                | bit 8 |
|               |   |                    |                           |                    |                     |                |       |
| U-0           | U-0   | U-0                | U-0                       | U-0                | U-0                 | U-0            | U-0   |
| —             | —   | —                  | _                         | _                  | —                   | —              | —     |
| bit 7         |   |                    |                           |                    |                     |                | bit 0 |
|               |   |                    |                           |                    |                     |                |       |
| Legend:       |   |                    |                           |                    |                     |                |       |
| R = Readabl   | R = Readable bit W = Writable bit             |                    |                           |                    | nented bit, read    | as '0'         |       |
| -n = Value at | Value at POR '1' = Bit is set '0' = Bit is cl |                    |                           |                    | ared                |                |       |
|               |   |                    |                           |                    |                     |                |       |
| bit 15        | SLOPEN: SI                                    | ope Function En    | able/On bit               |                    |                     |                |       |
|               | 1 = Enables                                   | slope function     |                           |                    |                     |                |       |
|               | 0 = Disables                                  | slope function; s  | lope accumula             | ator is disabled   | to reduce powe      | er consumption |       |
| bit 14-12     | Unimpleme                                     | nted: Read as '0   | 3                         |                    |                     |                |       |
| bit 11        | HME: Hyster                                   | etic Mode Enabl    | e bit <sup>(1)</sup>      |                    |                     |                |       |
|               | 1 = Enables                                   | Hysteretic mode    | for DACx                  |                    |                     |                |       |
|               | 0 = Disables                                  | Hysteretic mode    | for DACx                  |                    |                     |                |       |
| bit 10        | TWME: Triar                                   | ngle Wave Mode     | Enable bit <sup>(2)</sup> |                    |                     |                |       |
|               | 1 = Enables                                   | Triangle Wave m    | ode for DACx              |                    |                     |                |       |
|               | 0 = Disables                                  | Triangle Wave n    | node for DACx             | Σ.                 |                     |                |       |
| bit 9         | PSE: Positiv                                  | e Slope Mode Er    | nable bit                 |                    |                     |                |       |
|               | 1 = Slope mode is positive (increasing)       |                    |                           |                    |                     |                |       |
|               | 0 = Slope mo                                  | ode is negative (  | decreasing)               |                    |                     |                |       |
| bit 8-0       | Unimpleme                                     | nted: Read as '0   | 3                         |                    |                     |                |       |
| Note 1: H     | ME mode requ                                  | ires the user to o | lisable the slor          | ne function (SL    | OPEN = 0            |                |       |

#### REGISTER 13-8: SLPxCONH: DACx SLOPE CONTROL HIGH REGISTER

- **lote 1:** HME mode requires the user to disable the slope function (SLOPEN = 0).
  - 2: TWME mode requires the user to enable the slope function (SLOPEN = 1).

## dsPIC33CK64MP105 FAMILY

#### REGISTER 13-9: SLPxCONL: DACx SLOPE CONTROL LOW REGISTER

| R/W-0   | R/W-0   | R/W-0   | R/W-0   | R/W-0     | R/W-0     | R/W-0     | R/W-0     |
|---------|---------|---------|---------|-----------|-----------|-----------|-----------|
| HCFSEL3 | HCFSEL2 | HCFSEL1 | HCFSEL0 | SLPSTOPA3 | SLPSTOPA2 | SLPSTOPA1 | SLPSTOPA0 |
| bit 15  |         |         |         |           |           |           | bit 8     |

| R/W-0       | R/W-0     | R/W-0     | R/W-0     | R/W-0    | R/W-0    | R/W-0    | R/W-0    |
|-------------|-----------|-----------|-----------|----------|----------|----------|----------|
| SLPSTOPB3   | SLPSTOPB2 | SLPSTOPB1 | SLPSTOPB0 | SLPSTRT3 | SLPSTRT2 | SLPSTRT1 | SLPSTRT0 |
| bit 7 bit 0 |           |           |           |          |          |          |          |

| Legend:           |                   |                                    |  |
|-------------------|-------------------|------------------------------------|--|
| R = Readable bit  | W = Writable bit  | U = Unimplemented bit, read as '0' |  |
| -n = Value at POR | '1' = Bit is set0 | '0' = Bit is cleared               |  |

#### bit 15-12 HCFSEL[3:0]: Hysteretic Comparator Function Input Select bits

The selected input signal controls the switching between the DACx high limit (DACxDATH) and the DACx low limit (DACxDATL) as the data source for the PDM DAC. It modifies the polarity of the comparator, and the rising and falling edges initiate the start of the LEB counter (TMCB[9:0] bits in Register 13-4).

| Input<br>Selection | Source |
|--------------------|--------|
| 0101-1111          | 1      |
| 0100               | PWM4H  |
| 0011               | PWM3H  |
| 0010               | PWM2H  |
| 0001               | PWM1H  |
| 0000               | 0      |

#### bit 11-8 SLPSTOPA[3:0]: Slope Stop A Signal Select bits

The selected Slope Stop A signal is logically OR'd with the selected Slope Stop B signal to terminate the slope function.

| Slope Stop A<br>Signal Selection | Master         |
|----------------------------------|----------------|
| 0101-1111                        | 1              |
| 0100                             | PWM4 Trigger 2 |
| 0011                             | PWM3 Trigger 2 |
| 0010                             | PWM2 Trigger 2 |
| 0001                             | PWM1 Trigger 2 |
| 0000                             | 0              |

#### REGISTER 13-9: SLPxCONL: DACx SLOPE CONTROL LOW REGISTER (CONTINUED)

The selected Slope Stop B signal is logically OR'd with the selected Slope Stop A signal to terminate the slope function.

| Slope Start B<br>Signal Selection | Master   |
|-----------------------------------|----------|
| 0100-1111                         | 1        |
| 0011                              | CMP3 Out |
| 0010                              | CMP2 Out |
| 0001                              | CMP1 Out |
| 0000                              | 0        |

bit 3-0

**SLPSTRT[3:0]:** Slope Start Signal Select bits

| Slope Start<br>Signal Selection | Master         |
|---------------------------------|----------------|
| 0101-1111                       | 1              |
| 0100                            | PWM4 Trigger 1 |
| 0011                            | PWM3 Trigger 1 |
| 0010                            | PWM2 Trigger 1 |
| 0001                            | PWM1 Trigger 1 |
| 0000                            | 0              |

#### REGISTER 13-10: SLPxDAT: DACx SLOPE DATA REGISTER<sup>(1)</sup>

| R/W-0         | R/W-0 | R/W-0            | R/W-0 | R/W-0            | R/W-0            | R/W-0    | R/W-0 |
|---------------|-------|------------------|-------|------------------|------------------|----------|-------|
|               |       |                  | SLPD  | AT[15:8]         |                  |          |       |
| bit 15        |       |                  |       |                  |                  |          | bit 8 |
| R/W-0         | R/W-0 | R/W-0            | R/W-0 | R/W-0            | R/W-0            | R/W-0    | R/W-0 |
|               |       |                  | SLPE  | DAT[7:0]         |                  |          |       |
| bit 7         |       |                  |       |                  |                  |          | bit 0 |
| Legend:       |       |                  |       |                  |                  |          |       |
| R = Readable  | e bit | W = Writable bit |       | U = Unimplen     | nented bit, read | d as '0' |       |
| -n = Value at | POR   | '1' = Bit is set |       | '0' = Bit is cle | ared             |          |       |

bit 15-0 **SLPDAT[15:0]:** Slope Ramp Rate Value bits The SLPDATx value is in 12.4 format.

Note 1: Register data is left justified.

bit 7-4 SLPSTOPB[3:0]: Slope Stop B Signal Select bits

NOTES:

## 14.0 QUADRATURE ENCODER INTERFACE (QEI)

Note 1: This data sheet summarizes the features of the dsPIC33CK64MP105 family of devices. It is not intended to be a comprehensive resource. For more information, refer to "Quadrature Encoder Interface (QEI)" (www.microchip.com/ DS70000601) in the "dsPIC33/PIC24 Family Reference Manual".

The Quadrature Encoder Interface (QEI) module provides the interface to incremental encoders for obtaining mechanical position data. The dsPIC33CK64MP105 family implements two instances of the QEI. Quadrature Encoders, also known as incremental encoders or optical encoders, detect position and speed of rotating motion systems. Quadrature Encoders enable closed-loop control of motor control applications, such as Switched Reluctance (SR) and AC Induction Motors (ACIM).

A typical Quadrature Encoder includes a slotted wheel attached to the shaft of the motor and an emitter/ detector module that senses the slots in the wheel. Typically, three output channels, Phase A (QEAx), Phase B (QEBx) and Index (INDXx), provide information on the movement of the motor shaft, including distance and direction.

The two channels, Phase A (QEAx) and Phase B (QEBx), are typically 90 degrees out of phase with respect to each other. The Phase A and Phase B channels have a unique relationship. If Phase A leads Phase B, the direction of the motor is deemed positive or forward. If Phase A lags Phase B, the direction of the motor is deemed negative or reverse. The Index pulse occurs once per mechanical revolution and is used as a reference to indicate an absolute position. Figure 14-1 illustrates the Quadrature Encoder Interface signals.

The Quadrature signals from the encoder can have four unique states ('01', '00', '10' and '11') that reflect the relationship between QEAx and QEBx. Figure 14-1 illustrates these states for one count cycle. The order of the states get reversed when the direction of travel changes.

The Quadrature Decoder increments or decrements the 32-bit up/down Position x Counter (POSxCNTH/L) registers for each Change-of-State (COS). The counter increments when QEAx leads QEBx and decrements when QEBx leads QEAx.



## FIGURE 14-1: QUADRATURE ENCODER INTERFACE SIGNALS

 Table 14-1 shows the truth table that describes how

 the Quadrature signals are decoded.

# TABLE 14-1:TRUTH TABLE FOR<br/>QUADRATURE ENCODER

| Quad | rent<br>rature<br>ate | Quad | rious<br>rature<br>ate | Action                       |  |  |
|------|-----------------------|------|------------------------|------------------------------|--|--|
| QEA  | QEB                   | QEA  | QEB                    |                              |  |  |
| 1    | 1                     | 1    | 1                      | No count or direction change |  |  |
| 1    | 1                     | 1    | 0                      | Count up                     |  |  |
| 1    | 1                     | 0    | 1                      | Count down                   |  |  |
| 1    | 1                     | 0    | 0                      | Invalid state change; ignore |  |  |
| 1    | 0                     | 1    | 1                      | Count down                   |  |  |
| 1    | 0                     | 1    | 0                      | No count or direction change |  |  |
| 1    | 0                     | 0    | 1                      | Invalid state change; ignore |  |  |
| 1    | 0                     | 0    | 0                      | Count up                     |  |  |
| 0    | 1                     | 1    | 1                      | Count up                     |  |  |
| 0    | 1                     | 1    | 0                      | Invalid state change; ignore |  |  |
| 0    | 1                     | 0    | 1                      | No count or direction change |  |  |
| 0    | 1                     | 0    | 0                      | Count down                   |  |  |
| 0    | 0                     | 1    | 1                      | Invalid state change; ignore |  |  |
| 0    | 0                     | 1    | 0                      | Count down                   |  |  |
| 0    | 0                     | 0    | 1                      | Count up                     |  |  |
| 0    | 0                     | 0    | 0                      | No count or direction change |  |  |

Figure 14-2 illustrates the simplified block diagram of the QEI module. The QEI module consists of decoder logic to interpret the Phase A (QEAx) and Phase B (QEBx) signals, and an up/down counter to accumulate the count. The counter pulses are generated when the Quadrature state changes. The count direction information must be maintained in a register until a direction change is detected. The module also includes digital noise filters, which condition the input signal. The QEI module consists of the following major features:

- Four Input Pins: Two Phase Signals, an Index Pulse and a Home Pulse
- Programmable Digital Noise Filters on Inputs
- Quadrature Decoder providing Counter Pulses and Count Direction
- Count Direction Status
- 4x Count Resolution
- Index (INDXx) Pulse to Reset the Position Counter
- General Purpose 32-Bit Timer/Counter mode
- · Interrupts generated by QEI or Counter Events
- 32-Bit Velocity Counter
- 32-Bit Position Counter
- 32-Bit Index Pulse Counter
- 32-Bit Interval Timer
- 32-Bit Position Initialization/Capture Register
- 32-Bit Compare Less Than and Greater Than Registers
- External Up/Down Count mode
- · External Gated Count mode
- External Gated Timer mode
- Interval Timer mode



#### **FIGURE 14-2:** QUADRATURE ENCODER INTERFACE (QEI) MODULE BLOCK DIAGRAM

dsPIC33CK64MP105 FAMIL

## 14.1 QEI Control/Status Registers

#### REGISTER 14-1: QEIXCON: QEIX CONTROL REGISTER

| R/W-0      | ) U-0                            | R/W-0                              | R/W-0                   | R/W-0                   | R/W-0                   | R/W-0               | R/W-0                     |  |  |
|------------|----------------------------------|------------------------------------|-------------------------|-------------------------|-------------------------|---------------------|---------------------------|--|--|
| QEIEN      | 1 —                              | QEISIDL                            | PIMOD2 <sup>(1,5)</sup> | PIMOD1 <sup>(1,5)</sup> | PIMOD0 <sup>(1,5)</sup> | IMV1 <sup>(2)</sup> | IMV0 <sup>(2)</sup>       |  |  |
| bit 15     |                                  |                                    | •                       | •                       |                         |                     | bit 8                     |  |  |
|            |                                  |                                    |                         |                         |                         |                     |                           |  |  |
| U-0        | R/W-0                            | R/W-0                              | R/W-0                   | R/W-0                   | R/W-0                   | R/W-0               | R/W-0                     |  |  |
| _          | INTDIV2 <sup>(3)</sup>           | INTDIV1 <sup>(3)</sup>             | INTDIV0 <sup>(3)</sup>  | CNTPOL                  | GATEN                   | CCM1                | CCM0                      |  |  |
| bit 7      |                                  |                                    |                         |                         |                         |                     | bit 0                     |  |  |
| Legend:    |                                  |                                    |                         |                         |                         |                     |                           |  |  |
| R = Read   | able bit                         | W = Writable                       | bit                     | U = Unimplen            | nented bit, read        | l as '0'            |                           |  |  |
| -n = Value | e at POR                         | '1' = Bit is set                   |                         | '0' = Bit is clea       |                         | x = Bit is unkr     | nown                      |  |  |
|            |                                  |                                    |                         | 0 2000 0.00             |                         |                     |                           |  |  |
| bit 15     | QEIEN: Quac                      | Irature Encode                     | r Interface Mod         | lule Enable bit         |                         |                     |                           |  |  |
|            | 1 = Module co                    | ounters are ena                    | abled                   |                         |                         |                     |                           |  |  |
|            | 0 = Module co                    | ounters are dis                    | abled, but SFR          | s can be read           | or written              |                     |                           |  |  |
| bit 14     | Unimplemen                       | ted: Read as '                     | o'                      |                         |                         |                     |                           |  |  |
| bit 13     | QEISIDL: QE                      | I Stop in Idle N                   | lode bit                |                         |                         |                     |                           |  |  |
|            |                                  | •                                  |                         | evice enters Id         | le mode                 |                     |                           |  |  |
|            |                                  |                                    | tion in Idle mo         |                         |                         |                     |                           |  |  |
| bit 12-10  |                                  |                                    |                         | Mode Select b           |                         |                     |                           |  |  |
|            |                                  |                                    |                         |                         | Index event re          | sets the position   | on counter <sup>(4)</sup> |  |  |
|            |                                  |                                    | or position cou         |                         |                         |                     |                           |  |  |
|            |                                  | •                                  |                         | •                       | iter equals the (       | •                   |                           |  |  |
|            |                                  |                                    |                         |                         | ition counter with      |                     |                           |  |  |
|            |                                  |                                    |                         |                         | er with contents        |                     |                           |  |  |
|            |                                  | •                                  |                         | osition counter         |                         |                     | ,                         |  |  |
|            |                                  |                                    |                         | position count          |                         |                     |                           |  |  |
| bit 9-8    | IMV[1:0]: Ind                    | ex Match Value                     | e bits <sup>(2)</sup>   |                         |                         |                     |                           |  |  |
|            | 11 = Index m                     | atch occurs wh                     | en QEBx = 1 a           | Ind QEAx = 1            |                         |                     |                           |  |  |
|            | 10 = Index m                     | atch occurs wh                     | en QEBx = 1 a           | ind QEAx = 0            |                         |                     |                           |  |  |
|            |                                  |                                    | en QEBx = 0 a           |                         |                         |                     |                           |  |  |
|            |                                  |                                    | en QEBx = 0 a           | and QEAx = $0$          |                         |                     |                           |  |  |
| bit 7      | Unimplemen                       | ted: Read as '                     | Ο'                      |                         |                         |                     |                           |  |  |
| Note 1:    | When CCMx = 10 ignored.          | ) or CCMx = 1                      | L, all of the QE        | l counters oper         | ate as timers a         | nd the PIMOD        | [2:0] bits are            |  |  |
| 2:         | When CCMx = 00<br>POSxCNTL regis |                                    | nd QEBx values          | s match the Ind         | lex Match Value         | e (IMV), the PC     | SxCNTH and                |  |  |
| 3:         | The selected cloc                | k rate should b                    | e at least twice        | the expected            | maximum quad            | Irature count ra    | ate.                      |  |  |
| 4:         | Not all devices su               | Not all devices support this mode. |                         |                         |                         |                     |                           |  |  |

- **4:** Not all devices support this mode.
- **5:** The QCAPEN and HCAPEN bits must be cleared during PIMODx Modes 2 through 7 to ensure proper functionality. Not all devices support HCAPEN.

## REGISTER 14-1: QEIxCON: QEIx CONTROL REGISTER (CONTINUED)

| bit 6-4 | INTDIV[2:0]: Timer Input Clock Prescale Select bits <sup>(3)</sup><br>(interval timer, main timer (position counter), velocity counter and Index counter internal clock divider select)<br>111 = 1:256 prescale value<br>110 = 1:64 prescale value<br>101 = 1:32 prescale value<br>100 = 1:16 prescale value<br>011 = 1:8 prescale value<br>010 = 1:4 prescale value<br>011 = 1:2 prescale value<br>000 = 1:1 prescale value |
|---------|--|
| bit 3   | CNTPOL: Position and Index Counter/Timer Direction Select bit  |
|         | <ul> <li>1 = Counter direction is negative unless modified by external up/down signal</li> <li>0 = Counter direction is positive unless modified by external up/down signal</li> </ul>   |
| bit 2   | GATEN: External Count Gate Enable bit  |
|         | <ul> <li>1 = External gate signal controls position counter operation</li> <li>0 = External gate signal does not affect position counter operation</li> </ul>  |
| bit 1-0 | CCM[1:0]: Counter Control Mode Selection bits  |
|         | 11 = Internal Timer mode   |
|         | 10 = External Clock Count with External Gate mode<br>01 = External Clock Count with External Up/Down mode  |
|         | 00 = Quadrature Encoder mode   |
|         | When CCMx = 10 or CCMx = 11, all of the QEI counters operate as timers and the PIMOD[2:0] bits are ignored.  |
|         | When CCMx = 00, and QEAx and QEBx values match the Index Match Value (IMV), the POSxCNTH and POSxCNTL registers are reset.   |
| 3:      | The selected clock rate should be at least twice the expected maximum quadrature count rate.   |

- **4:** Not all devices support this mode.
- **5:** The QCAPEN and HCAPEN bits must be cleared during PIMODx Modes 2 through 7 to ensure proper functionality. Not all devices support HCAPEN.

| R/W-0                   | R/W-0  | R/W-0  | R/W-0  | R/W-0             | R/W-0            | R/W-0                  | R/W-0         |  |  |  |  |
|-------------------------|--|--|--|-------------------|------------------|------------------------|---------------|--|--|--|--|
| QCAPEN                  | FLTREN   | QFDIV2   | QFDIV1   | QFDIV0            | OUTFNC1          | OUTFNC0                | SWPAB         |  |  |  |  |
| bit 15                  |  |  |  |                   |                  |                        | bit 8         |  |  |  |  |
| 5444.0                  |  |  |  |                   |                  |                        |               |  |  |  |  |
| R/W-0                   | R/W-0  | R/W-0  | R/W-0  | R-x               | R-x              | R-x                    | R-x           |  |  |  |  |
| HOMPOL                  | IDXPOL   | QEBPOL   | QEAPOL   | HOME              | INDEX            | QEB                    | QEA           |  |  |  |  |
| bit 7                   |  |  |  |                   |                  |                        | bit C         |  |  |  |  |
| Legend:                 |  |  |  |                   |                  |                        |               |  |  |  |  |
| R = Readabl             | le bit   | W = Writable   | bit  | U = Unimpler      | nented bit, read | l as '0'               |               |  |  |  |  |
| -n = Value at           | t POR  | '1' = Bit is set   |  | '0' = Bit is cle  |                  | x = Bit is unkno       | own           |  |  |  |  |
|                         |  |  |  |                   |                  |                        |               |  |  |  |  |
| bit 15                  | QCAPEN: QE   | Elx Position Co  | unter Input Cap  | oture Enable b    | it               |                        |               |  |  |  |  |
|                         |  |  |  |                   |                  | (HCAPEN must           | be cleared)   |  |  |  |  |
|                         |  | · ·  | 0,   | 66                | position captur  | e event                |               |  |  |  |  |
| bit 14                  |  | Ax/QEBx/INDX   | •  | al Filter Enabl   | e bit            |                        |               |  |  |  |  |
|                         |  | digital filter is e<br>digital filter is d   |  | ed)               |                  |                        |               |  |  |  |  |
| bit 13-11               | • •  | •  |  |                   | er Clock Divide  | Select bits            |               |  |  |  |  |
|                         | 111 = 1:256  |  | Broom D  | igital input i it |                  |                        |               |  |  |  |  |
|                         | 110 <b>= 1:64 cl</b>   | ock divide   |  |                   |                  |                        |               |  |  |  |  |
|                         | 101 = 1:32 clock divide  |  |  |                   |                  |                        |               |  |  |  |  |
|                         | 100 = 1:16 clock divide<br>011 = 1:8 clock divide  |  |  |                   |                  |                        |               |  |  |  |  |
|                         | 011 = 1:8 clock divide<br>010 = 1:4 clock divide   |  |  |                   |                  |                        |               |  |  |  |  |
|                         | 001 = 1:2 clo  |  |  |                   |                  |                        |               |  |  |  |  |
|                         | 000 <b>= 1:1 clo</b>   |  |  |                   |                  |                        |               |  |  |  |  |
| bit 10-9                | -  | ]: QEIx Module   | -  |                   |                  |                        | _             |  |  |  |  |
|                         |  | ICMPx pin goes<br>ICMPx pin goes   |  |                   |                  | CNT <u>&gt;</u> QEIxGE | С             |  |  |  |  |
|                         |  | ICMPx pin goes   |  |                   |                  |                        |               |  |  |  |  |
|                         | 00 = Output i  |  |  |                   |                  |                        |               |  |  |  |  |
| bit 8                   | SWPAB: Swa   |  |  |                   |                  |                        |               |  |  |  |  |
|                         | •••••••••  | ap QEAx and Q  | EBx Inputs bit   |                   |                  |                        |               |  |  |  |  |
|                         |  | ap QEAx and Q<br>d QEBx are swa  | •  | Quadrature De     | coder logic      |                        |               |  |  |  |  |
|                         | 1 = QEAx and   | •  | apped prior to (   | Quadrature De     | coder logic      |                        |               |  |  |  |  |
| bit 7                   | 1 = QEAx and<br>0 = QEAx and<br>HOMPOL: H0   | d QEBx are swa<br>d QEBx are not<br>OMEx Input Po  | apped prior to 0<br>swapped  | Quadrature De     | coder logic      |                        |               |  |  |  |  |
| bit 7                   | 1 = QEAx and<br>0 = QEAx and<br><b>HOMPOL:</b> Ho<br>1 = Input is in   | d QEBx are swa<br>d QEBx are not<br>OMEx Input Po<br>overted   | apped prior to 0<br>swapped  | Quadrature De     | coder logic      |                        |               |  |  |  |  |
|                         | 1 = QEAx and<br>0 = QEAx and<br><b>HOMPOL:</b> Ho<br>1 = Input is in<br>0 = Input is no  | d QEBx are swa<br>d QEBx are not<br>OMEx Input Po<br>overted<br>ot inverted  | apped prior to 0<br>swapped<br>larity Select bit   | Quadrature De     | coder logic      |                        |               |  |  |  |  |
| bit 7<br>bit 6          | 1 = QEAx and<br>0 = QEAx and<br>HOMPOL: Ho<br>1 = Input is in<br>0 = Input is no<br>IDXPOL: IND  | d QEBx are swa<br>d QEBx are not<br>OMEx Input Po<br>overted<br>ot inverted<br>DXx Input Polari  | apped prior to 0<br>swapped<br>larity Select bit   | Quadrature De     | coder logic      |                        |               |  |  |  |  |
|                         | 1 = QEAx and<br>0 = QEAx and<br><b>HOMPOL:</b> Ho<br>1 = Input is in<br>0 = Input is no  | d QEBx are swa<br>d QEBx are not<br>OMEx Input Po<br>overted<br>ot inverted<br>DXx Input Polari<br>overted   | apped prior to 0<br>swapped<br>larity Select bit   | Quadrature De     | coder logic      |                        |               |  |  |  |  |
|                         | 1 = QEAx and<br>0 = QEAx and<br>HOMPOL: Ho<br>1 = Input is in<br>0 = Input is no<br>IDXPOL: IND<br>1 = Input is in<br>0 = Input is no  | d QEBx are swa<br>d QEBx are not<br>OMEx Input Po<br>overted<br>ot inverted<br>DXx Input Polari<br>overted   | apped prior to 0<br>swapped<br>larity Select bit<br>ty Select bit                                      | Quadrature De     | coder logic      |                        |               |  |  |  |  |
| bit 6                   | 1 = QEAx and<br>0 = QEAx and<br>HOMPOL: Ho<br>1 = Input is in<br>0 = Input is no<br>IDXPOL: IND<br>1 = Input is in<br>0 = Input is no<br>QEBPOL: QE<br>1 = Input is in   | d QEBx are swa<br>d QEBx are not<br>OMEx Input Po<br>overted<br>ot inverted<br>DXx Input Polari<br>overted<br>ot inverted<br>EBx Input Polari<br>overted   | apped prior to 0<br>swapped<br>larity Select bit<br>ty Select bit                                      | Quadrature De     | coder logic      |                        |               |  |  |  |  |
| bit 6<br>bit 5          | 1 = QEAx and<br>0 = QEAx and<br>HOMPOL: Ho<br>1 = Input is in<br>0 = Input is no<br>IDXPOL: IND<br>1 = Input is in<br>0 = Input is no<br>QEBPOL: QE<br>1 = Input is in<br>0 = Input is no  | d QEBx are swa<br>d QEBx are not<br>OMEx Input Po<br>overted<br>ot inverted<br>OXx Input Polari<br>overted<br>ot inverted<br>EBx Input Polari<br>overted<br>ot inverted<br>ot inverted   | apped prior to 0<br>swapped<br>larity Select bit<br>ty Select bit<br>ity Select bit                    | Quadrature De     | coder logic      |                        |               |  |  |  |  |
| bit 6                   | 1 = QEAx and<br>0 = QEAx and<br>HOMPOL: Ho<br>1 = Input is in<br>0 = Input is no<br>IDXPOL: IND<br>1 = Input is in<br>0 = Input is no<br>QEBPOL: QE<br>1 = Input is no<br>QEAPOL: QE   | d QEBx are swa<br>d QEBx are not<br>OMEx Input Po<br>overted<br>ot inverted<br>OXx Input Polari<br>overted<br>EBx Input Polari<br>overted<br>ot inverted<br>ot inverted<br>EAx Input Polari  | apped prior to 0<br>swapped<br>larity Select bit<br>ty Select bit<br>ity Select bit                    | Quadrature De     | coder logic      |                        |               |  |  |  |  |
| bit 6<br>bit 5          | 1 = QEAx and<br>0 = QEAx and<br>HOMPOL: Ho<br>1 = Input is in<br>0 = Input is no<br>IDXPOL: IND<br>1 = Input is no<br>QEBPOL: QE<br>1 = Input is no<br>QEAPOL: QE<br>1 = Input is no   | d QEBx are swa<br>d QEBx are not<br>OMEx Input Po<br>overted<br>ot inverted<br>OXx Input Polari<br>overted<br>ot inverted<br>EBx Input Polar<br>overted<br>ot inverted<br>EAx Input Polar<br>overted   | apped prior to 0<br>swapped<br>larity Select bit<br>ty Select bit<br>ity Select bit                    | Quadrature De     | coder logic      |                        |               |  |  |  |  |
| bit 6<br>bit 5<br>bit 4 | 1 = QEAx and<br>0 = QEAx and<br>HOMPOL: Ho<br>1 = Input is in<br>0 = Input is no<br>IDXPOL: IND<br>1 = Input is no<br>QEBPOL: QE<br>1 = Input is no<br>QEAPOL: QE<br>1 = Input is no<br>0 = Input is no                                  | d QEBx are swa<br>d QEBx are not<br>OMEx Input Po<br>overted<br>ot inverted<br>0Xx Input Polari<br>overted<br>EBx Input Polar<br>overted<br>ot inverted<br>EAx Input Polar<br>overted<br>ot inverted<br>EAx Input Polar                              | apped prior to 0<br>swapped<br>larity Select bit<br>ty Select bit<br>ity Select bit<br>ity Select bit  |                   |                  |                        |               |  |  |  |  |
| bit 6<br>bit 5          | 1 = QEAx and<br>0 = QEAx and<br>HOMPOL: HO<br>1 = Input is in<br>0 = Input is in | d QEBx are swa<br>d QEBx are not<br>OMEx Input Po<br>overted<br>ot inverted<br>OXx Input Polari<br>overted<br>ot inverted<br>EBx Input Polar<br>overted<br>ot inverted<br>EAX Input Polar<br>overted<br>ot inverted<br>ot inverted<br>s of HOMEx Inp | apped prior to 0<br>swapped<br>larity Select bit<br>ity Select bit<br>ity Select bit<br>ity Select bit | olarity Control   | bit (read-only)  | e HOMPOL bit           | is set to '1' |  |  |  |  |

## REGISTER 14-2: QEIxIOC: QEIx I/O CONTROL REGISTER

#### REGISTER 14-2: QEIXIOC: QEIX I/O CONTROL REGISTER (CONTINUED)

| bit 2 | INDEX: Status of INDXx Input Pin After Polarity Control bit (read-only)   |
|-------|---|
|       | 1 = Pin is at logic '1' if the IDXPOL bit is set to '0'; pin is at logic '0' if the IDXPOL bit is set to '1'  |
|       | 0 = Pin is at logic '0' if the IDXPOL bit is set to '0'; pin is at logic '1' if the IDXPOL bit is set to '1'  |
| bit 1 | QEB: Status of QEBx Input Pin After Polarity Control and SWPAB Pin Swapping bit (read-only)   |
|       | 1 = Physical pin, QEBx, is at logic '1' if the QEBPOL bit is set to '0' and the SWPAB bit is set to '0';<br>physical pin, QEBx, is at logic '0' if the QEBPOL bit is set to '1' and the SWPAB bit is set to '0';<br>physical pin, QEAx, is at logic '1' if the QEBPOL bit is set to '0' and the SWPAB bit is set to '1';<br>physical pin, QEAx, is at logic '0' if the QEBPOL bit is set to '1' and the SWPAB bit is set to '1' |
|       | 0 = Physical pin, QEBx, is at logic '0' if the QEBPOL bit is set to '0' and the SWPAB bit is set to '0'; physical pin, QEBx, is at logic '1' if the QEBPOL bit is set to '1' and the SWPAB bit is set to '0'; physical pin, QEAx, is at logic '0' if the QEBPOL bit is set to '0' and the SWPAB bit is set to '1'; physical pin, QEAx, is at logic '1' if the QEBPOL bit is set to '1' and the SWPAB bit is set to '1'          |
| bit 0 | QEA: Status of QEAx Input Pin After Polarity Control and SWPAB Pin Swapping bit (read-only)   |
|       | 1 = Physical pin, QEAx, is at logic '1' if the QEAPOL bit is set to '0' and the SWPAB bit is set to '0';<br>physical pin, QEAx, is at logic '0' if the QEAPOL bit is set to '1' and the SWPAB bit is set to '0';<br>physical pin, QEBx, is at logic '1' if the QEAPOL bit is set to '0' and the SWPAB bit is set to '1';<br>physical pin, QEBx, is at logic '0' if the QEAPOL bit is set to '1' and the SWPAB bit is set to '1' |
|       | 0 = Physical pin, QEAx, is at logic '0' if the QEAPOL bit is set to '0' and the SWPAB bit is set to '0';  |
|       | physical pin, QEAx, is at logic '1' if the QEAPOL bit is set to '1' and the SWPAB bit is set to '0';  |
|       | physical pin, QEBx, is at logic '0' if the QEAPOL bit is set to '0' and the SWPAB bit is set to '1';  |
|       | physical pin, QEBx, is at logic '1' if the QEAPOL bit is set to '1' and the SWPAB bit is set to '1'   |

#### REGISTER 14-3: QEIXIOCH: QEIX I/O CONTROL HIGH REGISTER

| U-0    | U-0  | U-0  | U-0  | U-0  | U-0  | U-0  | U-0   |
|--------|------|------|------|------|------|------|-------|
| _      | —    |      | —    | _    | _    | _    | _     |
| bit 15 |      |      |      |      |      |      | bit 8 |
|        |      |      |      |      |      |      |       |
| 11_0   | 11.0 | 11.0 | 11.0 | 11.0 | 11_0 | 11.0 |       |

| U-0   | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | R/W-0  |
|-------|-----|-----|-----|-----|-----|-----|--------|
| —     | —   | —   | —   | —   | —   |     | HCAPEN |
| bit 7 |     |     |     |     |     |     | bit 0  |

| Legend:           |                  |                             |                    |
|-------------------|------------------|-----------------------------|--------------------|
| R = Readable bit  | W = Writable bit | U = Unimplemented bit, read | d as '0'           |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared        | x = Bit is unknown |

bit 15-1 Unimplemented: Read as '0'

bit 0

**HCAPEN:** Position Counter Input Capture by Home Event Enable bit

1 = HOMEx input event (positive edge) triggers a position capture event

0 = HOMEx input event (positive edge) does not trigger a position capture event

| U-0                   | U-0                                  | HS/R/C-0                              | R/W-0            | HS/R/C-0          | R/W-0            | HS/R/C-0              | R/W-0    |
|-----------------------|--------------------------------------|---------------------------------------|------------------|-------------------|------------------|-----------------------|----------|
| _                     | —                                    | PCHEQIRQ                              | PCHEQIEN         | PCLEQIRQ          | PCLEQIEN         | POSOVIRQ              | POSOVIEN |
| bit 15                |                                      |                                       |                  |                   |                  |                       | bit 8    |
|                       |                                      |                                       |                  |                   |                  |                       |          |
| HS/R/C-0              | R/W-0                                | HS/R/C-0                              | R/W-0            | HS/R/C-0          | R/W-0            | HS/R/C-0              | R/W-0    |
| PCIIRQ <sup>(1)</sup> | PCIIEN                               | VELOVIRQ                              | VELOVIEN         | HOMIRQ            | HOMIEN           | IDXIRQ                | IDXIEN   |
| bit 7                 |                                      |                                       |                  |                   |                  |                       | bit 0    |
|                       |                                      |                                       |                  |                   |                  |                       |          |
| Legend:               |                                      | C = Clearable                         | bit              | HS = Hardwa       | re Settable bit  |                       |          |
| R = Readable          |                                      | W = Writable                          | oit              | -                 | nented bit, read | d as '0'              |          |
| -n = Value at         | POR                                  | '1' = Bit is set                      |                  | '0' = Bit is clea | ared             | x = Bit is unkr       | nown     |
|                       |                                      |                                       |                  |                   |                  |                       |          |
| bit 15-14             | -                                    | ited: Read as '0                      |                  |                   |                  |                       |          |
| bit 13                |                                      | Position Counter                      | er Greater Tha   | n Compare Sta     | tus bit          |                       |          |
|                       |                                      | $T \ge QEIxGEC$<br>T < QEIxGEC        |                  |                   |                  |                       |          |
| bit 12                |                                      | Position Counte                       | or Greater Tha   | n Compare Inte    | arrunt Enable b  | it                    |          |
|                       | 1 = Interrupt i                      |                                       |                  | r compare mite    |                  |                       |          |
|                       | 0 = Interrupt i                      |                                       |                  |                   |                  |                       |          |
| bit 11                | PCLEQIRQ:                            | Position Counte                       | er Less Than C   | ompare Status     | bit              |                       |          |
|                       | 1 = POSxCN                           |                                       |                  |                   |                  |                       |          |
|                       |                                      | T > QEIxLEC                           |                  |                   |                  |                       |          |
| bit 10                |                                      | Position Counte                       | r Less Than C    | ompare Interru    | pt Enable bit    |                       |          |
|                       | 1 = Interrupt i<br>0 = Interrupt i   |                                       |                  |                   |                  |                       |          |
| bit 9                 | •                                    | Position Counte                       | er Overflow Sta  | atus hit          |                  |                       |          |
| bit 0                 | 1 = Overflow                         |                                       |                  |                   |                  |                       |          |
|                       |                                      | ow has occurre                        | b                |                   |                  |                       |          |
| bit 8                 | POSOVIEN:                            | Position Counte                       | er Overflow Inte | errupt Enable b   | bit              |                       |          |
|                       | 1 = Interrupt i                      |                                       |                  |                   |                  |                       |          |
|                       | 0 = Interrupt i                      |                                       |                  |                   |                  |                       |          |
| bit 7                 |                                      | ition Counter (H                      | •                | ation Process     | Complete Statu   | us bit <sup>(1)</sup> |          |
|                       |                                      | T was reinitializ<br>T was not reinit |                  |                   |                  |                       |          |
| bit 6                 |                                      | ition Counter (H                      |                  | ation Process (   | Complete Inter   | rupt Enable bit       |          |
| Sit 0                 | 1 = Interrupt i                      | -                                     |                  |                   |                  |                       |          |
|                       | 0 = Interrupt i                      |                                       |                  |                   |                  |                       |          |
| bit 5                 | VELOVIRQ:                            | Velocity Counte                       | r Overflow Sta   | tus bit           |                  |                       |          |
|                       | 1 = Overflow                         |                                       |                  |                   |                  |                       |          |
|                       |                                      | ow has occurre                        |                  |                   |                  |                       |          |
| bit 4                 |                                      | Velocity Counte                       | r Overflow Inte  | rrupt Enable bi   | t                |                       |          |
|                       | 1 = Interrupt i<br>0 = Interrupt i   |                                       |                  |                   |                  |                       |          |
| bit 3                 | •                                    | atus Flag for Ho                      | me Event Stati   | us bit            |                  |                       |          |
| Sito                  |                                      | ent has occurre                       |                  |                   |                  |                       |          |
|                       |                                      | event has occu                        |                  |                   |                  |                       |          |
|                       | : <b>t</b> - <b>t b</b> : <b>t</b> : | only applicable                       |                  |                   |                  |                       |          |

## REGISTER 14-4: QEIxSTAT: QEIx STATUS REGISTER

Note 1: This status bit is only applicable to PIMOD[2:0] modes, '011' and '100'.

#### REGISTER 14-4: QEIxSTAT: QEIx STATUS REGISTER (CONTINUED)

- bit 2 HOMIEN: Home Input Event Interrupt Enable bit
  - 1 = Interrupt is enabled0 = Interrupt is disabled
- bit 1 **IDXIRQ:** Status Flag for Index Event Status bit
  - 1 = Index event has occurred
  - 0 = No Index event has occurred
- bit 0 IDXIEN: Index Input Event Interrupt Enable bit
  - 1 = Interrupt is enabled
  - 0 = Interrupt is disabled
- Note 1: This status bit is only applicable to PIMOD[2:0] modes, '011' and '100'.

## REGISTER 14-5: POSxCNTL: POSITION x COUNTER REGISTER LOW

| R/W-0  | R/W-0 | R/W-0       | R/W-0  | R/W-0   | R/W-0  | R/W-0  |  |  |  |
|--|-------|-------------|--|---|--|--|--|--|--|
|  |       | POSC        | CNT[15:8]  |   |  |  |  |  |  |
|  |       |             |  |   |  | bit 8  |  |  |  |
|  |       |             |  |   |  |  |  |  |  |
| R/W-0  | R/W-0 | R/W-0       | R/W-0  | R/W-0   | R/W-0  | R/W-0  |  |  |  |
|  |       | POS         | CNT[7:0]   |   |  |  |  |  |  |
|  |       |             |  |   |  | bit 0  |  |  |  |
|  |       |             |  |   |  |  |  |  |  |
|  |       |             |  |   |  |  |  |  |  |
| R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'       |       |             |  |   |  |  |  |  |  |
| -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown |       |             |  |   |  | nown   |  |  |  |
|  | R/W-0 | R/W-0 R/W-0 | POSC<br>R/W-0 R/W-0<br>POS<br>bit W = Writable bit | POSCNT[15:8]           R/W-0         R/W-0           POSCNT[7:0]           bit         W = Writable bit | POSCNT[15:8]           R/W-0         R/W-0         R/W-0           POSCNT[7:0]         POSCNT[7:0] | POSCNT[15:8]           R/W-0         R/W-0         R/W-0         R/W-0           POSCNT[7:0]         POSCNT[7:0]         POSCNT[7:0] |  |  |  |

bit 15-0 **POSCNT[15:0]:** Low Word Used to Form 32-Bit Position Counter Register (POSxCNT) bits

#### REGISTER 14-6: POSxCNTH: POSITION x COUNTER REGISTER HIGH

| R/W-0  | R/W-0 | R/W-0          | R/W-0 | R/W-0        | R/W-0           | R/W-0    | R/W-0 |
|--|-------|----------------|-------|--------------|-----------------|----------|-------|
|  |       |                | POSC  | NT[31:24]    |                 |          |       |
| bit 15   |       |                |       |              |                 |          | bit 8 |
|  |       |                |       |              |                 |          |       |
| R/W-0  | R/W-0 | R/W-0          | R/W-0 | R/W-0        | R/W-0           | R/W-0    | R/W-0 |
|  |       |                | POSC  | NT[23:16]    |                 |          |       |
| bit 7  |       |                |       |              |                 |          | bit 0 |
| Lawards  |       |                |       |              |                 |          |       |
| Legend:  |       |                |       |              |                 |          |       |
| R = Readable   | bit   | W = Writable b | oit   | U = Unimplem | nented bit, rea | d as '0' |       |
| -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown |       |                |       |              |                 |          |       |
|  |       |                |       |              |                 |          |       |

bit 15-0 **POSCNT[31:16]:** High Word Used to Form 32-Bit Position Counter Register (POSxCNT) bits

## REGISTER 14-7: POSxHLD: POSITION x COUNTER HOLD REGISTER

| R/W-0         | R/W-0 | R/W-0            | R/W-0 | R/W-0             | R/W-0           | R/W-0           | R/W-0 |
|---------------|-------|------------------|-------|-------------------|-----------------|-----------------|-------|
|               |       |                  | POSI  | HLD[15:8]         |                 |                 |       |
| bit 15        |       |                  |       |                   |                 |                 | bit 8 |
| ·             |       |                  |       |                   |                 |                 |       |
| R/W-0         | R/W-0 | R/W-0            | R/W-0 | R/W-0             | R/W-0           | R/W-0           | R/W-0 |
|               |       |                  | POS   | HLD[7:0]          |                 |                 |       |
| bit 7         |       |                  |       |                   |                 |                 | bit 0 |
|               |       |                  |       |                   |                 |                 |       |
| Legend:       |       |                  |       |                   |                 |                 |       |
| R = Readable  | e bit | W = Writable b   | it    | U = Unimplem      | ented bit, read | d as '0'        |       |
| -n = Value at | POR   | '1' = Bit is set |       | '0' = Bit is clea | red             | x = Bit is unkn | own   |

bit 15-0 **POSHLD[15:0]:** Hold Register for Reading/Writing Position x Counter High Word Register (POSxCNTH) bits

## REGISTER 14-8: VELxCNT: VELOCITY x COUNTER REGISTER

| R/W-0                              | R/W-0 | R/W-0          | R/W-0 | R/W-0             | R/W-0            | R/W-0           | R/W-0 |
|------------------------------------|-------|----------------|-------|-------------------|------------------|-----------------|-------|
|                                    |       |                | VELC  | NT[15:8]          |                  |                 |       |
| bit 15                             |       |                |       |                   |                  |                 | bit 8 |
|                                    |       |                |       |                   |                  |                 |       |
| R/W-0                              | R/W-0 | R/W-0          | R/W-0 | R/W-0             | R/W-0            | R/W-0           | R/W-0 |
|                                    |       |                | VELO  | CNT[7:0]          |                  |                 |       |
| bit 7                              |       |                |       |                   |                  |                 | bit 0 |
| Legend:                            |       |                |       |                   |                  |                 |       |
| R = Readable                       | bit   | W = Writable b | it    | U = Unimplem      | nented bit, read | d as '0'        |       |
| -n = Value at POR '1' = Bit is set |       |                |       | '0' = Bit is clea | ared             | x = Bit is unkr | nown  |

bit 15-0 VELCNT[15:0]: Velocity Counter bits

## REGISTER 14-9: VELxCNTH: VELOCITY x COUNTER REGISTER HIGH

| R/W-0           | R/W-0   | R/W-0        | R/W-0           | R/W-0        | R/W-0           | R/W-0     | R/W-0 |
|-----------------|---|--------------|-----------------|--------------|-----------------|-----------|-------|
|                 |   |              | VELC            | NT[31:24]    |                 |           |       |
| bit 15          |   |              |                 |              |                 |           | bit 8 |
|                 |   |              |                 |              |                 |           |       |
| R/W-0           | R/W-0   | R/W-0        | R/W-0           | R/W-0        | R/W-0           | R/W-0     | R/W-0 |
|                 |   |              | VELC            | NT[23:16]    |                 |           |       |
| bit 7           |   |              |                 |              |                 |           | bit 0 |
|                 |   |              |                 |              |                 |           |       |
| Legend:         |   |              |                 |              |                 |           |       |
| R = Readable    | bit   | W = Writable | bit             | U = Unimplem | nented bit, rea | ad as '0' |       |
| -n = Value at F | Value at POR $(1)^2$ = Bit is set $(0)^2$ = Bit is cleared x = Bit is |              | x = Bit is unkr | nown         |                 |           |       |

bit 15-0 VELCNT[31:16]: Velocity Counter bits

## REGISTER 14-10: VELxHLD: VELOCITY x COUNTER HOLD REGISTER

| R/W-0           | R/W-0 | R/W-0            | R/W-0 | R/W-0             | R/W-0          | R/W-0           | R/W-0 |
|-----------------|-------|------------------|-------|-------------------|----------------|-----------------|-------|
|                 |       |                  | VELH  | LD[15:8]          |                |                 |       |
| bit 15          |       |                  |       |                   |                |                 | bit 8 |
| R/W-0           | R/W-0 | R/W-0            | R/W-0 | R/W-0             | R/W-0          | R/W-0           | R/W-0 |
|                 |       |                  | VELH  | HLD[7:0]          |                |                 |       |
| bit 7           |       |                  |       |                   |                |                 | bit 0 |
|                 |       |                  |       |                   |                |                 |       |
| Legend:         |       |                  |       |                   |                |                 |       |
| R = Readable    | bit   | W = Writable b   | bit   | U = Unimpleme     | ented bit, rea | d as '0'        |       |
| -n = Value at I | POR   | '1' = Bit is set |       | '0' = Bit is clea | red            | x = Bit is unkr | nown  |
|                 |       |                  |       |                   |                |                 |       |

bit 15-0 VELHLD[15:0]: Hold for Reading/Writing Velocity Counter Register (VELxCNT) bits

© 2018-2019 Microchip Technology Inc.

## REGISTER 14-11: INTxTMRL: INTERVAL x TIMER REGISTER LOW

| R/W-0  | R/W-0 | R/W-0            | R/W-0 | R/W-0                                   | R/W-0 | R/W-0 | R/W-0 |
|--|-------|------------------|-------|---|-------|-------|-------|
|  |       |                  | INTT  | MR[15:8]                                |       |       |       |
| bit 15   |       |                  |       |   |       |       | bit 8 |
|  |       |                  |       |   |       |       |       |
| R/W-0  | R/W-0 | R/W-0            | R/W-0 | R/W-0                                   | R/W-0 | R/W-0 | R/W-0 |
|  |       |                  | INTT  | MR[7:0]                                 |       |       |       |
| bit 7  |       |                  |       |   |       |       | bit 0 |
|  |       |                  |       |   |       |       |       |
| Legend:  |       |                  |       |   |       |       |       |
| R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' |       |                  |       |   |       |       |       |
| -n = Value at F  | POR   | '1' = Bit is set |       | '0' = Bit is cleared x = Bit is unknown |       |       |       |

bit 15-0 INTTMR[15:0]: Low Word Used to Form 32-Bit Interval Timer Register (INTxTMR) bits

#### REGISTER 14-12: INTxTMRH: INTERVAL x TIMER REGISTER HIGH

| R/W-0                              | R/W-0 | R/W-0        | R/W-0             | R/W-0        | R/W-0           | R/W-0    | R/W-0 |
|------------------------------------|-------|--------------|-------------------|--------------|-----------------|----------|-------|
|                                    |       |              | INTT              | /IR[31:24]   |                 |          |       |
| bit 15                             |       |              |                   |              |                 |          | bit 8 |
|                                    |       |              |                   |              |                 |          |       |
| R/W-0                              | R/W-0 | R/W-0        | R/W-0             | R/W-0        | R/W-0           | R/W-0    | R/W-0 |
|                                    |       |              | INTTN             | /IR[23:16]   |                 |          |       |
| bit 7                              |       |              |                   |              |                 |          | bit 0 |
|                                    |       |              |                   |              |                 |          |       |
| Legend:                            |       |              |                   |              |                 |          |       |
| R = Readable                       | bit   | W = Writable | bit               | U = Unimplem | nented bit, rea | d as '0' |       |
| -n = Value at POR '1' = Bit is set |       |              | '0' = Bit is clea | ared         | x = Bit is unkr | nown     |       |
|                                    |       |              |                   |              |                 |          |       |

bit 15-0 INTTMR[31:16]: High Word Used to Form 32-Bit Interval Timer Register (INTxTMR) bits

#### REGISTER 14-13: INTXxHLDL: INTERVAL x TIMER HOLD REGISTER LOW

| R/W-0           | R/W-0 | R/W-0            | R/W-0 | R/W-0             | R/W-0           | R/W-0           | R/W-0 |
|-----------------|-------|------------------|-------|-------------------|-----------------|-----------------|-------|
|                 |       |                  | INTH  | LD[15:8]          |                 |                 |       |
| bit 15          |       |                  |       |                   |                 |                 | bit 8 |
|                 |       |                  |       |                   |                 |                 |       |
| R/W-0           | R/W-0 | R/W-0            | R/W-0 | R/W-0             | R/W-0           | R/W-0           | R/W-0 |
|                 |       |                  | INTH  | ILD[7:0]          |                 |                 |       |
| bit 7           |       |                  |       |                   |                 |                 | bit 0 |
|                 |       |                  |       |                   |                 |                 |       |
| Legend:         |       |                  |       |                   |                 |                 |       |
| R = Readable    | bit   | W = Writable b   | bit   | U = Unimplem      | nented bit, rea | d as '0'        |       |
| -n = Value at F | POR   | '1' = Bit is set |       | '0' = Bit is clea | ared            | x = Bit is unkr | nown  |

bit 15-0 INTHLD[15:0]: Low Word Used to Form 32-Bit Interval Timer Hold Register (INTxHLD) bits

#### REGISTER 14-14: INTXxHLDH: INTERVAL x TIMER HOLD REGISTER HIGH

| R/W-0           | R/W-0 | R/W-0            | R/W-0 | R/W-0             | R/W-0           | R/W-0           | R/W-0 |
|-----------------|-------|------------------|-------|-------------------|-----------------|-----------------|-------|
|                 |       |                  | INTH  | _D[31:24]         |                 |                 |       |
| bit 15          |       |                  |       |                   |                 |                 | bit 8 |
|                 |       |                  |       |                   |                 |                 |       |
| R/W-0           | R/W-0 | R/W-0            | R/W-0 | R/W-0             | R/W-0           | R/W-0           | R/W-0 |
|                 |       |                  | INTH  | _D[23:16]         |                 |                 |       |
| bit 7           |       |                  |       |                   |                 |                 | bit 0 |
|                 |       |                  |       |                   |                 |                 |       |
| Legend:         |       |                  |       |                   |                 |                 |       |
| R = Readable    | bit   | W = Writable b   | oit   | U = Unimplem      | nented bit, rea | d as '0'        |       |
| -n = Value at I | POR   | '1' = Bit is set |       | '0' = Bit is clea | ared            | x = Bit is unkr | nown  |
|                 |       |                  |       |                   |                 |                 |       |

bit 15-0 INTHLD[31:16]: High Word Used to Form 32-Bit Interval Timer Hold Register (INTxHLD) bits

## REGISTER 14-15: INDXxCNTL: INDEX x COUNTER REGISTER LOW

| R/W-0                              | R/W-0 | R/W-0           | R/W-0 | R/W-0             | R/W-0          | R/W-0           | R/W-0 |
|------------------------------------|-------|-----------------|-------|-------------------|----------------|-----------------|-------|
|                                    |       |                 | INDX  | CNT[15:8]         |                |                 |       |
| bit 15                             |       |                 |       |                   |                |                 | bit 8 |
|                                    |       |                 |       |                   |                |                 |       |
| R/W-0                              | R/W-0 | R/W-0           | R/W-0 | R/W-0             | R/W-0          | R/W-0           | R/W-0 |
|                                    |       |                 | INDX  | CNT[7:0]          |                |                 |       |
| bit 7                              |       |                 |       |                   |                |                 | bit 0 |
|                                    |       |                 |       |                   |                |                 |       |
| Legend:                            |       |                 |       |                   |                |                 |       |
| R = Readable                       | bit   | W = Writable bi | t     | U = Unimpleme     | ented bit, rea | d as '0'        |       |
| -n = Value at POR '1' = Bit is set |       |                 |       | '0' = Bit is clea | red            | x = Bit is unkr | nown  |

bit 15-0 INDXCNT[15:0]: Low Word Used to Form 32-Bit Index x Counter Register (INDXxCNT) bits

## REGISTER 14-16: INDXxCNTH: INDEX x COUNTER REGISTER HIGH

|                                    |                 |                 |                                 | R/W-0   | R/W-0   | R/W-0  |
|------------------------------------|-----------------|-----------------|---------------------------------|---|---|--|
|                                    |                 | INDXC           | NT[31:24]                       |   |   |  |
|                                    |                 |                 |                                 |   |   | bit 8  |
|                                    |                 |                 |                                 |   |   |  |
| R/W-0                              | R/W-0           | R/W-0           | R/W-0                           | R/W-0   | R/W-0   | R/W-0  |
|                                    |                 | INDXC           | NT[23:16]                       |   |   |  |
|                                    |                 |                 |                                 |   |   | bit 0  |
|                                    |                 |                 |                                 |   |   |  |
|                                    | W = Writable bi | t               | U = Unimplem                    | ented bit, rea                                  | d as '0'  |  |
| -n = Value at POR '1' = Bit is set |                 |                 | '0' = Bit is cleared x = Bit is |   |   | iown   |
|                                    | R/W-0           | W = Writable bi | INDXC<br>W = Writable bit       | INDXCNT[23:16]<br>W = Writable bit U = Unimplem | INDXCNT[23:16]         W = Writable bit         U = Unimplemented bit, read | INDXCNT[23:16]         W = Writable bit       U = Unimplemented bit, read as '0' |

bit 15-0 INDXCNT[31:16]: High Word Used to Form 32-Bit Index x Counter Register (INDXxCNT) bits

### REGISTER 14-17: INDXxHLD: INDEX x COUNTER HOLD REGISTER

| R/W-0           | R/W-0 | R/W-0            | R/W-0 | R/W-0             | R/W-0            | R/W-0           | R/W-0 |
|-----------------|-------|------------------|-------|-------------------|------------------|-----------------|-------|
|                 |       |                  | INDX  | HLD[15:8]         |                  |                 |       |
| bit 15          |       |                  |       |                   |                  |                 | bit 8 |
|                 |       |                  |       |                   |                  |                 |       |
| R/W-0           | R/W-0 | R/W-0            | R/W-0 | R/W-0             | R/W-0            | R/W-0           | R/W-0 |
|                 |       |                  | INDX  | HLD[7:0]          |                  |                 |       |
| bit 7           |       |                  |       |                   |                  |                 | bit 0 |
|                 |       |                  |       |                   |                  |                 |       |
| Legend:         |       |                  |       |                   |                  |                 |       |
| R = Readable    | bit   | W = Writable b   | pit   | U = Unimplem      | nented bit, read | l as '0'        |       |
| -n = Value at F | POR   | '1' = Bit is set |       | '0' = Bit is clea | ared             | x = Bit is unkn | own   |

bit 15-0 INDXHLD[15:0]: Hold Register for Reading/Writing Index x Counter High Word Register (INDXxCNTH) bits

#### REGISTER 14-18: QEIxICL: QEIx INITIALIZATION/CAPTURE REGISTER LOW

| R/W-0           | R/W-0 | R/W-0            | R/W-0 | R/W-0             | R/W-0            | R/W-0           | R/W-0 |
|-----------------|-------|------------------|-------|-------------------|------------------|-----------------|-------|
|                 |       |                  | QEI   | C[15:8]           |                  |                 |       |
| bit 15          |       |                  |       |                   |                  |                 | bit 8 |
|                 |       |                  |       |                   |                  |                 |       |
| R/W-0           | R/W-0 | R/W-0            | R/W-0 | R/W-0             | R/W-0            | R/W-0           | R/W-0 |
|                 |       |                  | QE    | IC[7:0]           |                  |                 |       |
| bit 7           |       |                  |       |                   |                  |                 | bit 0 |
|                 |       |                  |       |                   |                  |                 |       |
| Legend:         |       |                  |       |                   |                  |                 |       |
| R = Readable    | bit   | W = Writable b   | it    | U = Unimplem      | nented bit, read | d as '0'        |       |
| -n = Value at F | POR   | '1' = Bit is set |       | '0' = Bit is clea | ared             | x = Bit is unkr | nown  |

bit 15-0 **QEIIC[15:0]:** Low Word Used to Form 32-Bit Initialization/Capture Register (QEIxIC) bits

#### REGISTER 14-19: QEIxICH: QEIx INITIALIZATION/CAPTURE REGISTER HIGH

| R/W-0                             | R/W-0 | R/W-0            | R/W-0                              | R/W-0                | R/W-0 | R/W-0              | R/W-0 |
|-----------------------------------|-------|------------------|------------------------------------|----------------------|-------|--------------------|-------|
|                                   |       |                  | QEII                               | C[31:24]             |       |                    |       |
| bit 15                            |       |                  |                                    |                      |       |                    | bit 8 |
|                                   |       |                  |                                    |                      |       |                    |       |
| R/W-0                             | R/W-0 | R/W-0            | R/W-0                              | R/W-0                | R/W-0 | R/W-0              | R/W-0 |
|                                   |       |                  | QEII                               | C[23:16]             |       |                    |       |
| bit 7                             |       |                  |                                    |                      |       |                    | bit 0 |
|                                   |       |                  |                                    |                      |       |                    |       |
| Legend:                           |       |                  |                                    |                      |       |                    |       |
| R = Readable bit W = Writable bit |       | bit              | U = Unimplemented bit, read as '0' |                      |       |                    |       |
| -n = Value at POR                 |       | '1' = Bit is set |                                    | '0' = Bit is cleared |       | x = Bit is unknown |       |

bit 15-0 **QEIIC[31:16]:** High Word Used to Form 32-Bit Initialization/Capture Register (QEIxIC) bits

## REGISTER 14-20: QEIxLECL: QEIx LESS THAN OR EQUAL COMPARE REGISTER LOW

| R/W-0                             | R/W-0 | R/W-0            | R/W-0 | R/W-0                              | R/W-0 | R/W-0              | R/W-0 |  |
|-----------------------------------|-------|------------------|-------|------------------------------------|-------|--------------------|-------|--|
|                                   |       |                  | QEIL  | EC[15:8]                           |       |                    |       |  |
| bit 15                            |       |                  |       |                                    |       |                    | bit 8 |  |
|                                   |       |                  |       |                                    |       |                    |       |  |
| R/W-0                             | R/W-0 | R/W-0            | R/W-0 | R/W-0                              | R/W-0 | R/W-0              | R/W-0 |  |
|                                   |       |                  | QEIL  | EC[7:0]                            |       |                    |       |  |
| bit 7                             |       |                  |       |                                    |       |                    | bit 0 |  |
|                                   |       |                  |       |                                    |       |                    |       |  |
| Legend:                           |       |                  |       |                                    |       |                    |       |  |
| R = Readable bit W = Writable bit |       |                  | oit   | U = Unimplemented bit, read as '0' |       |                    |       |  |
| -n = Value at POR                 |       | '1' = Bit is set |       | '0' = Bit is cleared               |       | x = Bit is unknown |       |  |
|                                   |       |                  |       |                                    |       |                    |       |  |

bit 15-0 **QEILEC[15:0]:** Low Word Used to Form 32-Bit Less Than or Equal Compare Register (QEIxLEC) bits

#### REGISTER 14-21: QEIxLECH: QEIx LESS THAN OR EQUAL COMPARE REGISTER HIGH

| R/W-0                             | R/W-0            |                  |                                       |   |   |   |
|-----------------------------------|------------------|------------------|---------------------------------------|---|---|---|
|                                   | rt/ v V-U        | R/W-0            | R/W-0                                 | R/W-0   | R/W-0   | R/W-0   |
|                                   |                  | QEILI            | EC[31:24]                             |   |   |   |
|                                   |                  |                  |                                       |   |   | bit 8   |
|                                   |                  |                  |                                       |   |   |   |
| R/W-0                             | R/W-0            | R/W-0            | R/W-0                                 | R/W-0   | R/W-0   | R/W-0   |
|                                   |                  | QEILI            | EC[23:16]                             |   |   |   |
|                                   |                  |                  |                                       |   |   | bit 0   |
|                                   |                  |                  |                                       |   |   |   |
|                                   |                  |                  |                                       |   |   |   |
| R = Readable bit W = Writable bit |                  | t                | U = Unimplemented bit, r              |   | ad as '0'   |   |
| २                                 | '1' = Bit is set |                  | '0' = Bit is cleared                  |   | x = Bit is unknown  |   |
|                                   |                  | W = Writable bit | R/W-0 R/W-0 QEILI<br>W = Writable bit | QEILEC[23:16]<br>W = Writable bit U = Unimpleme | R/W-0 R/W-0 R/W-0 R/W-0<br>QEILEC[23:16]<br>W = Writable bit U = Unimplemented bit, rea | R/W-0       R/W-0       R/W-0       R/W-0         QEILEC[23:16]       W = Writable bit       U = Unimplemented bit, read as '0' |

bit 15-0 **QEILEC[31:16]:** High Word Used to Form 32-Bit Less Than or Equal Compare Register (QEIxLEC) bits

## REGISTER 14-22: QEIxGECL: QEIx GREATER THAN OR EQUAL COMPARE REGISTER LOW

| R/W-0                             | R/W-0 | R/W-0            | R/W-0                              | R/W-0                | R/W-0 | R/W-0              | R/W-0 |
|-----------------------------------|-------|------------------|------------------------------------|----------------------|-------|--------------------|-------|
|                                   |       |                  | QEIG                               | EC[15:8]             |       |                    |       |
| bit 15                            |       |                  |                                    |                      |       |                    | bit 8 |
|                                   |       |                  |                                    |                      |       |                    |       |
| R/W-0                             | R/W-0 | R/W-0            | R/W-0                              | R/W-0                | R/W-0 | R/W-0              | R/W-0 |
|                                   |       |                  | QEI                                | GEC[7:0]             |       |                    |       |
| bit 7                             |       |                  |                                    |                      |       |                    | bit 0 |
|                                   |       |                  |                                    |                      |       |                    |       |
| Legend:                           |       |                  |                                    |                      |       |                    |       |
| R = Readable bit W = Writable bit |       | bit              | U = Unimplemented bit, read as '0' |                      |       |                    |       |
| -n = Value at POR                 |       | '1' = Bit is set |                                    | '0' = Bit is cleared |       | x = Bit is unknown |       |
|                                   |       |                  |                                    |                      |       |                    |       |

bit 15-0 **QEIGEC[15:0]:** Low Word Used to Form 32-Bit Greater Than or Equal Compare Register (QEIxGEC) bits

#### REGISTER 14-23: QEIXGECH: QEIX GREATER THAN OR EQUAL COMPARE REGISTER HIGH

| R/W-0   | R/W-0 | R/W-0              | R/W-0                              | R/W-0     | R/W-0 | R/W-0 | R/W-0 |
|---|-------|--------------------|------------------------------------|-----------|-------|-------|-------|
|   |       |                    | QEIG                               | EC[31:24] |       |       |       |
| bit 15  |       |                    |                                    |           |       |       | bit 8 |
|   |       |                    |                                    |           |       |       |       |
| R/W-0   | R/W-0 | R/W-0              | R/W-0                              | R/W-0     | R/W-0 | R/W-0 | R/W-0 |
|   |       |                    | QEIG                               | EC[23:16] |       |       |       |
| bit 7   |       |                    |                                    |           |       |       | bit 0 |
|   |       |                    |                                    |           |       |       |       |
| Legend:   |       |                    |                                    |           |       |       |       |
| R = Readable bit W = Writable bit                       |       | oit                | U = Unimplemented bit, read as '0' |           |       |       |       |
| -n = Value at POR '1' = Bit is set '0' = Bit is cleared |       | x = Bit is unknown |                                    |           |       |       |       |

bit 15-0 **QEIGEC[31:16]:** High Word Used to Form 32-Bit Greater Than or Equal Compare Register (QEIxGEC) bits

## 15.0 UNIVERSAL ASYNCHRONOUS RECEIVER TRANSMITTER (UART)

Note 1: This data sheet summarizes the features of the dsPIC33CK64MP105 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Multiprotocol Universal Asynchronous Receiver Transmitter (UART) Module" (www.microchip.com/DS70005288) in the "dsPIC33/PIC24 Family Reference Manual".

The Universal Asynchronous Receiver Transmitter (UART) is a flexible serial communication peripheral used to interface dsPIC<sup>®</sup> microcontrollers with other equipment, including computers and peripherals. The UART is a full-duplex, asynchronous communication channel that can be used to implement protocols, such as RS-232 and RS-485. The UART also supports the following hardware extensions:

- LIN/J2602
- IrDA<sup>®</sup>
- Direct Matrix Architecture (DMX)
- Smart Card

The primary features of the UART are:

- Full or Half-Duplex Operation
- Up to 8-Deep TX and RX First In, First Out (FIFO) Buffers
- 8-Bit or 9-Bit Data Width
- · Configurable Stop Bit Length
- Flow Control
- Auto-Baud Calibration
- Parity, Framing and Buffer Overrun Error Detection
- Address Detect
- Break Transmission
- Transmit and Receive Polarity Control
- Manchester Encoder/Decoder
- · Operation in Sleep mode
- Wake from Sleep on Sync Break Received Interrupt

### 15.1 Architectural Overview

The UART transfers bytes of data, to and from device pins, using First-In First-Out (FIFO) buffers up to eight bytes deep. The status of the buffers and data is made available to user software through Special Function Registers (SFRs). The UART implements multiple interrupt channels for handling transmit, receive and error events. A simplified block diagram of the UART is shown in Figure 15-1.





#### 15.2 Character Frame

A typical UART character frame is shown in Figure 15-2. The Idle state is high with a 'Start' condition indicated by a falling edge. The Start bit is followed by the number of data, parity/address detect and Stop bits defined by the MOD[3:0] (UxMODE[3:0]) bits selected.





### 15.3 Data Buffers

Both transmit and receive functions use buffers to store data shifted to/from the pins. These buffers are FIFOs and are accessed by reading the SFRs, UxTXREG and UxRXREG, respectively. Each data buffer has multiple flags associated with its operation to allow software to read the status. Interrupts can also be configured based on the space available in the buffers. The transmit and receive buffers can be cleared and their pointers reset using the associated TX/RX Buffer Empty Status bits, UTXBE (UxSTAH[5]) and URXBE (UxSTAH[1]).

### 15.4 Protocol Extensions

The UART provides hardware support for LIN/J2602, IrDA<sup>®</sup>, DMX and smart card protocol extensions to reduce software overhead. A protocol extension is enabled by writing a value to the MOD[3:0] (UxMODE[3:0]) selection bits and further configured using the UARTx Timing Parameter registers, UxP1 (Register 15-9), UxP2 (Register 15-10), UxP3 (Register 15-11) and UxP3H (Register 15-12). Details regarding operation and usage are discussed in their respective chapters.

## 15.5 UART Control/Status Registers

#### REGISTER 15-1: UxMODE: UARTx CONFIGURATION REGISTER

| R/W-0         | U-0   | R/W-0            | R/W-0           | R/W-0             | U-0              | R/W-0           | HC/R/W-0 <sup>(1)</sup> |  |  |  |
|---------------|---|------------------|-----------------|-------------------|------------------|-----------------|-------------------------|--|--|--|
| UARTEN        | —   | USIDL            | WAKE            | RXBIMD            | _                | BRKOVR          | UTXBRK                  |  |  |  |
| bit 15        | -   |                  |                 |                   |                  | -               | bit 8                   |  |  |  |
|               |   |                  |                 |                   |                  |                 |                         |  |  |  |
| R/W-0         | HC/R/W-0  | R/W-0            | R/W-0           | R/W-0             | R/W-0            | R/W-0           | R/W-0                   |  |  |  |
| BRGH          | ABAUD   | UTXEN            | URXEN           | MOD3              | MOD2             | MOD1            | MOD0                    |  |  |  |
| bit 7         |   |                  |                 |                   |                  |                 | bit (                   |  |  |  |
| Legend:       |   | HC = Hardwar     | e Clearable bit |                   |                  |                 |                         |  |  |  |
| R = Readable  | e bit   | W = Writable I   | oit             | U = Unimplen      | nented bit, rea  | d as '0'        |                         |  |  |  |
| -n = Value at | POR   | '1' = Bit is set |                 | '0' = Bit is clea | ared             | x = Bit is unk  | nown                    |  |  |  |
|               |   |                  |                 |                   |                  |                 |                         |  |  |  |
| bit 15        |   | RT Enable bit    | :4              |                   |                  |                 |                         |  |  |  |
|               |   | eady to transm   |                 | rs and counters   | are reset: regi  | sters are reada | ble and writable        |  |  |  |
| bit 14        |   | ted: Read as '(  |                 |                   | uro rocot, rogi  |                 |                         |  |  |  |
| bit 13        | USIDL: UART Stop in Idle Mode bit   |                  |                 |                   |                  |                 |                         |  |  |  |
|               | 1 = Discontinues module operation when device enters Idle mode  |                  |                 |                   |                  |                 |                         |  |  |  |
|               | 0 = Continues module operation in Idle mode   |                  |                 |                   |                  |                 |                         |  |  |  |
| bit 12        | WAKE: Wake-up Enable bit  |                  |                 |                   |                  |                 |                         |  |  |  |
|               | 1 = Module will continue to sample the RX pin – interrupt generated on falling edge, bit cleared in hardward  |                  |                 |                   |                  |                 |                         |  |  |  |
|               | on following rising edge; if ABAUD is set, Auto-Baud Detection (ABD) will begin immediately<br>0 = RX pin is not monitored nor rising edge detected |                  |                 |                   |                  |                 |                         |  |  |  |
| bit 11        |   |                  |                 |                   |                  |                 |                         |  |  |  |
|               | <b>RXBIMD:</b> Receive Break Interrupt Mode bit<br>1 = RXBKIF flag when a minimum of 23 (DMX)/11 (asynchronous or LIN/J2602) low bit periods are    |                  |                 |                   |                  |                 |                         |  |  |  |
|               | 1 = RXBKIF hag when a minimum of 23 (DMX)/11 (asynchronous of LIN/J2602) low bit periods are<br>detected  |                  |                 |                   |                  |                 |                         |  |  |  |
|               | 0 = RXBKIF flag when the Break makes a low-to-high transition after being low for at least 23/11 bi   |                  |                 |                   |                  |                 |                         |  |  |  |
|               | periods   |                  |                 |                   |                  |                 |                         |  |  |  |
| bit 10        | Unimplemen  | ted: Read as '   | )'              |                   |                  |                 |                         |  |  |  |
| bit 9         | BRKOVR: Se  | end Break Softv  | vare Override b | bit               |                  |                 |                         |  |  |  |
|               | Overrides the TX Data Line:   |                  |                 |                   |                  |                 |                         |  |  |  |
|               | <ul> <li>1 = Makes the TX line active (Output 0 when UTXINV = 0, Output 1 when UTXINV = 1)</li> <li>0 = TX line is driven by the shifter</li> </ul> |                  |                 |                   |                  |                 |                         |  |  |  |
| bit 8         | UTXBRK: UART Transmit Break bit <sup>(1)</sup>  |                  |                 |                   |                  |                 |                         |  |  |  |
|               | 1 = Sends Sync Break on next transmission; cleared by hardware upon completion  |                  |                 |                   |                  |                 |                         |  |  |  |
|               | <ul> <li>0 = Sync Break transmission is disabled or has completed</li> </ul>  |                  |                 |                   |                  |                 |                         |  |  |  |
| bit 7         | BRGH: High Baud Rate Select bit   |                  |                 |                   |                  |                 |                         |  |  |  |
|               | 1 = High Spee   | ed: Baud rate is | baudclk/4       |                   |                  |                 |                         |  |  |  |
|               | 0 = Low Spee  | d: Baud rate is  | baudclk/16      |                   |                  |                 |                         |  |  |  |
| bit 6         |   |                  | -               | d-only when MC    |                  |                 |                         |  |  |  |
|               |   |                  |                 | e next characte   | er – requires re | eception of a S | ync field (55h          |  |  |  |
|               |   | n hardware upo   |                 | has completed     |                  |                 |                         |  |  |  |
|               |   |                  | is uisableu Ol  | nas completed     |                  |                 |                         |  |  |  |

Note 1: R/HS/HC in DMX and LIN mode.
## **REGISTER 15-1: UXMODE: UARTX CONFIGURATION REGISTER (CONTINUED)**

- bit 5 UTXEN: UART Transmit Enable bit
  - 1 = Transmit enabled except during Auto-Baud Detection
  - Transmit disabled all transmit counters, pointers and state machines are reset; TX buffer is not flushed, status bits are not reset

#### bit 4 URXEN: UART Receive Enable bit

- 1 = Receive enabled except during Auto-Baud Detection
- 0 = Receive disabled all receive counters, pointers and state machines are reset; RX buffer is not flushed, status bits are not reset

#### bit 3-0 MOD[3:0]: UART Mode bits

- Other = Reserved
- 1111 = Smart card
- 1110 = IrDA<sup>®</sup>
- 1101 = Reserved
- 1100 = LIN Master/Slave
- 1011 = LIN Slave only
- 1010 **= DMX**
- 1001 = Reserved
- 1000 = Reserved
- 0111 = Reserved
- 0110 = Reserved
- 0101 = Reserved
- 0100 = Asynchronous 9-bit UART with address detect, ninth bit = 1 signals address
- 0011 = Asynchronous 8-bit UART without address detect, ninth bit is used as an even parity bit
- 0010 = Asynchronous 8-bit UART without address detect, ninth bit is used as an odd parity bit
- 0001 = Asynchronous 7-bit UART
- 0000 = Asynchronous 8-bit UART

Note 1: R/HS/HC in DMX and LIN mode.

| R/W-0          | R-0   | U-0                                 | U-0            | R/W-0                            | R/W-0            | R/W-0            | R/W-0          |  |
|----------------|---|-------------------------------------|----------------|----------------------------------|------------------|------------------|----------------|--|
| SLPEN          | ACTIVE  |                                     |                | BCLKMOD                          | BCLKSEL1         | BCLKSEL0         | HALFDPLX       |  |
| bit 15         |   |                                     | ·              |                                  |                  |                  | bit 8          |  |
| <b>D</b> /// 0 | DAMA  | <b>D</b> 444 0                      | <b>DMMO</b>    | DAM 0                            | <b>D</b> 444.0   | DANO             | <b>D</b> 44/ 0 |  |
| R/W-0          | R/W-0   | R/W-0                               | R/W-0          | R/W-0                            | R/W-0            | R/W-0            | R/W-0          |  |
| RUNOVF         | URXINV  | STSEL1                              | STSEL0         | COEN                             | UTXINV           | FLO1             | FLO0           |  |
| bit 7          |   |                                     |                |                                  |                  |                  | bit (          |  |
| Legend:        |   |                                     |                |                                  |                  |                  |                |  |
| R = Readable   | e bit   | W = Writable                        | bit            | U = Unimplem                     | nented bit, read | l as '0'         |                |  |
| -n = Value at  | POR   | '1' = Bit is set                    |                | '0' = Bit is clea                | ared             | x = Bit is unkı  | nown           |  |
|                |   |                                     |                |                                  |                  |                  |                |  |
| bit 15         | SLPEN: Run  | During Sleep E                      | nable bit      |                                  |                  |                  |                |  |
|                |   | G clock runs du<br>G clock is turne |                | leep                             |                  |                  |                |  |
| bit 14         | ACTIVE: UAF   | RT Running Sta                      | tus bit        |                                  |                  |                  |                |  |
|                |   | •                                   | •              | not update the can update the    |                  | •                | ,              |  |
| bit 13-12      |   | ted: Read as '(                     |                |                                  |                  |                  | - /            |  |
| bit 11         | -   | Baud Clock Ger                      |                | Select bit                       |                  |                  |                |  |
|                |   | tional Baud Rat<br>cy divide-by-x c |                | d clock generati                 | on (x = 4 or 16  | depending on     | the BRGH bit   |  |
| bit 10-9       | <ul> <li>0 = Uses legacy divide-by-x counter for baud clock generation (x = 4 or 16 depending on the BRGH bit)</li> <li>BCLKSEL[1:0]: Baud Clock Source Selection bits</li> </ul> |                                     |                |                                  |                  |                  |                |  |
|                | 11 = AFvco/3  | -                                   |                |                                  |                  |                  |                |  |
|                | 10 <b>= Fosc</b>  |                                     |                |                                  |                  |                  |                |  |
|                | 01 = Reserve<br>00 = Fosc/2 (   |                                     |                |                                  |                  |                  |                |  |
| bit 8          |   |                                     | Nov Solaction  | Mada bit                         |                  |                  |                |  |
| DILO           | <b>HALFDPLX:</b> UART Half-Duplex Selection Mode bit<br>1 = Half-Duplex mode: UxTX is driven as an output when transmitting and tri-stated when TX is Idle                        |                                     |                |                                  |                  |                  |                |  |
|                |   |                                     |                | output at all tim                |                  |                  |                |  |
| bit 7          | •   | n During Overf                      |                | •                                |                  |                  |                |  |
|                |   | •                                   |                | dition is detecte                | d, the RX shif   | ter continues to | o run so as to |  |
|                |   |                                     |                | X data; data is i                | not transferred  | to UxRXREG       | when it is ful |  |
|                |   | JxRXREG data                        |                |                                  |                  |                  | tion now date  |  |
|                | 0 = when an<br>(Legacy r  |                                     | r (UERR) cond  | dition is detecte                | u, the RX shift  | er stops accep   | ling new data  |  |
| bit 6          |   | RT Receive Pol                      | arity bit      |                                  |                  |                  |                |  |
|                |   | ( polarity; Idle s                  | •              |                                  |                  |                  |                |  |
|                |   | ot inverted; Idle                   |                |                                  |                  |                  |                |  |
| bit 5-4        | STSEL[1:0]:   | Number of Stop                      | Bits Selection | n bits                           |                  |                  |                |  |
|                |   | its sent, 1 chec                    |                |                                  |                  |                  |                |  |
|                |   | its sent, 2 chec                    |                |                                  |                  |                  |                |  |
|                | $0\perp$ = 1.5 Stop   | bits sent, 1.5 c                    |                | eive                             |                  |                  |                |  |
|                |   | it sent. 1 check                    | ed at receive  |                                  |                  |                  |                |  |
| bit 3          | 00 = 1 Stop b   | it sent, 1 check                    |                | nsmit and Rece                   | ive hit          |                  |                |  |
| bit 3          | 00 = 1 Stop b<br>C0EN: Enable   | e Legacy Checl                      | ksum (C0) Trai | nsmit and Rece<br>ksum in LIN mo |                  | RX words in all  | other modes    |  |

## REGISTER 15-2: UXMODEH: UARTX CONFIGURATION REGISTER HIGH

#### **REGISTER 15-2: UXMODEH: UARTX CONFIGURATION REGISTER HIGH (CONTINUED)**

- bit 2 UTXINV: UART Transmit Polarity bit
  - 1 = Inverts TX polarity; TX is low in Idle state
  - 0 = Output data is not inverted; TX output is high in Idle state
- bit 1-0 **FLO[1:0]:** Flow Control Enable bits (only valid when MOD[3:0] = 0xxx)

11 = Reserved

- 10 = RTS-DSR (for TX side)/CTS-DTR (for RX side) hardware flow control
- 01 = XON/XOFF software flow control
- 00 = Flow control off

| R/W-0         | R/W-0                                | R/W-0             | R/W-0            | R/W-0            | R/W-0            | R/W-0           | R/W-0            |
|---------------|--------------------------------------|-------------------|------------------|------------------|------------------|-----------------|------------------|
| TXMTIE        | PERIE                                | ABDOVE            | CERIE            | FERIE            | RXBKIE           | OERIE           | TXCIE            |
| bit 15        |                                      |                   |                  |                  |                  |                 | bit 8            |
| R-1           | R-0                                  | HS/R/W-0          | HS/R/W-0         | R-0              | HS/R/W-0         | HS/R/W-0        | R/W-0            |
| TRMT          | PERR                                 | ABDOVF            | CERIF            | FERR             | RXBKIF           | OERR            | TXCIF            |
| bit 7         | I LINK                               | ABBON             | OLIVII           | T EIXIX          | TOUDIUI          | OLINI           | bit (            |
| Lagandi       |                                      | HS = Hardwar      | o Cottoblo bit   |                  |                  |                 |                  |
| Legend:       | a hit                                | W = Writable      |                  |                  | nonted hit read  |                 |                  |
| R = Readabl   |                                      |                   |                  | •                | nented bit, read |                 |                  |
| -n = Value at | PUR                                  | '1' = Bit is set  |                  | '0' = Bit is cle | ared             | x = Bit is unkn | own              |
| bit 15        | TXMTIE: Tran                         | ısmit Shifter En  | npty Interrupt E | Enable bit       |                  |                 |                  |
|               | 1 = Interrupt is<br>0 = Interrupt is |                   |                  |                  |                  |                 |                  |
| bit 14        | •                                    | Error Interrupt   | Enable bit       |                  |                  |                 |                  |
|               | 1 = Interrupt is<br>0 = Interrupt is | s enabled         |                  |                  |                  |                 |                  |
| bit 13        | •                                    | to-Baud Rate A    | cauisition Inte  | rrupt Enable bi  | t                |                 |                  |
| 2.1.10        | 1 = Interrupt is<br>0 = Interrupt is | s enabled         |                  |                  |                  |                 |                  |
| bit 12        | •                                    | ksum Error Inte   | rrupt Enable b   | it               |                  |                 |                  |
| 51(12         | 1 = Interrupt is<br>0 = Interrupt is | s enabled         |                  |                  |                  |                 |                  |
| bit 11        | •                                    | ng Error Interru  | ipt Enable bit   |                  |                  |                 |                  |
|               | 1 = Interrupt is<br>0 = Interrupt is | senabled          |                  |                  |                  |                 |                  |
| bit 10        | •                                    | eive Break Inte   | rrupt Enable b   | it               |                  |                 |                  |
|               | 1 = Interrupt is<br>0 = Interrupt is | s enabled         | ·                |                  |                  |                 |                  |
| bit 9         | •                                    | ive Buffer Over   | flow Interrupt E | Enable bit       |                  |                 |                  |
|               | 1 = Interrupt is<br>0 = Interrupt is | s enabled         |                  |                  |                  |                 |                  |
| bit 8         |                                      | mit Collision Int | errupt Enable    | bit              |                  |                 |                  |
|               | 1 = Interrupt is<br>0 = Interrupt is | s enabled         |                  | ~                |                  |                 |                  |
| bit 7         | -                                    | nit Shifter Emp   | ty Interrupt Fla | a bit (read-only | ()               |                 |                  |
|               | 1 = Transmit<br>bit when S           | •                 | TSR) is empty    |                  |                  | MD = 1 or midd  | le of first Stop |
| bit 6         |                                      | •                 |                  | ard Frame Inte   | arrupt Elog bit  |                 |                  |
|               | LIN and Parity                       | Error/Address     | Received/FUIW    |                  | enupt Flag bit   |                 |                  |
|               | 1 = Parity erro<br>0 = No parity e   | or detected       |                  |                  |                  |                 |                  |
|               | Address Mode                         |                   |                  |                  |                  |                 |                  |
|               | 1 = Address re                       | eceived           |                  |                  |                  |                 |                  |
|               | 0 = No addres                        |                   |                  |                  |                  |                 |                  |
|               | All Other Mode<br>Not used.          | <u>es:</u>        |                  |                  |                  |                 |                  |
|               |                                      |                   |                  |                  |                  |                 |                  |

## **REGISTER 15-3: UxSTA: UARTx STATUS REGISTER**

# REGISTER 15-3: UxSTA: UARTx STATUS REGISTER (CONTINUED)

| bit 5 | <ul> <li>ABDOVF: Auto-Baud Rate Acquisition Interrupt Flag bit (must be cleared by software)</li> <li>1 = BRG rolled over during the auto-baud rate acquisition sequence (must be cleared in software)</li> <li>0 = BRG has not rolled over during the auto-baud rate acquisition sequence</li> </ul> |
|-------|---|
| bit 4 | <b>CERIF:</b> Checksum Error Interrupt Flag bit (must be cleared by software)<br>1 = Checksum error<br>0 = No checksum error  |
| bit 3 | <ul> <li>FERR: Framing Error Interrupt Flag bit</li> <li>1 = Framing Error: Inverted level of the Stop bit corresponding to the topmost character in the buffer; propagates through the buffer with the received character</li> <li>0 = No framing error</li> </ul>                                   |
| bit 2 | <b>RXBKIF:</b> Receive Break Interrupt Flag bit (must be cleared by software)<br>1 = A Break was received<br>0 = No Break was detected  |
| bit 1 | <b>OERR:</b> Receive Buffer Overflow Interrupt Flag bit (must be cleared by software)<br>1 = Receive buffer has overflowed<br>0 = Receive buffer has not overflowed   |
| bit 0 | <b>TXCIF:</b> Transmit Collision Interrupt Flag bit (must be cleared by software)<br>1 = Transmitted word is not equal to the received word<br>0 = Transmitted word is equal to the received word   |

| U-0            | R/W-0                     | R/W-0                                | R/W-0              | U-0                      | R/W-0                                 | R/W-0            | R/W-0                  |
|----------------|---------------------------|--------------------------------------|--------------------|--------------------------|---------------------------------------|------------------|------------------------|
|                | UTXISEL2                  | UTXISEL1                             | UTXISEL0           | —                        | URXISEL2 <sup>(1)</sup>               | URXISEL1(1)      | URXISEL0 <sup>(1</sup> |
| oit 15         |                           |                                      |                    |                          |                                       |                  | bit                    |
|                |                           |                                      |                    |                          |                                       |                  |                        |
| HS/R/W-0       | R/W-0                     | R/S-1                                | R-0                | R-1                      | R-1                                   | R/S-1            | R-0                    |
| TXWRE          | STPMD                     | UTXBE                                | UTXBF              | RIDLE                    | XON                                   | URXBE            | URXBF                  |
| oit 7          |                           |                                      |                    |                          |                                       |                  | bit                    |
|                |                           |                                      | <u> </u>           |                          |                                       |                  |                        |
| Legend:        |                           | HS = Hardwar                         |                    | S = Settable             |                                       |                  |                        |
| R = Readable   |                           | W = Writable                         |                    | -                        | mented bit, read                      |                  |                        |
| n = Value at I | POR                       | '1' = Bit is set                     |                    | '0' = Bit is cl          | eared                                 | x = Bit is unk   | nown                   |
|                |                           |                                      |                    |                          |                                       |                  |                        |
| oit 15         | -                         | ed: Read as '0                       |                    |                          |                                       |                  |                        |
| oit 14-12      |                           | -                                    | nit Interrupt Se   |                          |                                       |                  |                        |
|                |                           | insmit interrupt                     | when there is      | one empty slo            | ot left in the buffe                  | er               |                        |
|                | <br>010 = Sets tra        | ansmit interrupt                     | when there are     | e six empty sl           | ots or more in th                     | e buffer         |                        |
|                |                           |                                      |                    |                          | y slots or more in                    |                  |                        |
|                | 000 = Sets tra            | insmit interrupt                     | when there are     | e eight empty            | slots in the buffe                    | er; TX buffer is | empty                  |
| oit 11         | Unimplement               | ed: Read as 'o                       | )'                 |                          |                                       |                  |                        |
| oit 10-8       | URXISEL[2:0]              | : UART Recei                         | ve Interrupt Sel   | lect bits <sup>(1)</sup> |                                       |                  |                        |
|                | 111 = Triggers            | s receive interr                     | upt when there     | are eight wor            | ds in the buffer;                     | RX buffer is fu  | II                     |
|                | · · ·                     |                                      |                    |                          |                                       |                  |                        |
|                |                           |                                      |                    |                          | s or more in the<br>or more in the bu |                  |                        |
| oit 7          |                           |                                      | Error Status bit   |                          |                                       |                  |                        |
|                | LIN and Parity            |                                      |                    |                          |                                       |                  |                        |
|                |                           |                                      | vhen the buffer    | was full or wh           | nen P2[8:0] = 0 (                     | must be cleare   | d by software          |
|                | 0 = No error              |                                      |                    |                          |                                       |                  | ,                      |
|                | Address Deter             |                                      |                    |                          |                                       |                  |                        |
|                | •                         |                                      | when the buffer    | r was full or to         | P1[8:0] when F                        | 21x was full (m  | ust be cleare          |
|                | by softwa<br>0 = No error | re)                                  |                    |                          |                                       |                  |                        |
|                | Other Modes:              |                                      |                    |                          |                                       |                  |                        |
|                |                           | te was written v                     | when the buffer    | was full (mus            | st be cleared by                      | software)        |                        |
|                | 0 = No error              |                                      |                    | ,                        |                                       | ,                |                        |
| oit 6          | STPMD: Stop               | Bit Detection M                      | /lode bit          |                          |                                       |                  |                        |
|                | 1 = Triggers R            | XIF at the end                       | of the last Stop   | o bit                    |                                       |                  |                        |
|                | 0 = Triggers R            | XIF in the mide                      | dle of the first ( | or second, de            | pending on the                        | STSEL[1:0] set   | tting) Stop bit        |
| oit 5          | UTXBE: UAR                | T TX Buffer En                       | npty Status bit    |                          |                                       |                  |                        |
|                |                           | ouffer is empty;<br>ouffer is not em | •                  | n UTXEN = 0              | will reset the TX                     | FIFO Pointers    | and counter            |
| oit 4          |                           | T TX Buffer Ful                      |                    |                          |                                       |                  |                        |
|                | 1 = Transmit b            |                                      |                    |                          |                                       |                  |                        |
|                |                           | ouffer is not full                   |                    |                          |                                       |                  |                        |
|                |                           |                                      |                    |                          |                                       |                  |                        |
| oit 3          | RIDLE: Recei              | ve Idle bit                          |                    |                          |                                       |                  |                        |
| oit 3          |                           | ve Idle bit<br>line is in the Id     | le state           |                          |                                       |                  |                        |

## REGISTER 15-4: UxSTAH: UARTx STATUS REGISTER HIGH

Note 1: The receive watermark interrupt is not set if PERR or FERR is set and the corresponding IE bit is set.

## REGISTER 15-4: UxSTAH: UARTx STATUS REGISTER HIGH (CONTINUED)

- bit 2 XON: UART in XON Mode bit Only valid when FLO[1:0] control bits are set to XON/XOFF mode. 1 = UART has received XON
  - 0 = UART has not received XON or XOFF was received
- bit 1 URXBE: UART RX Buffer Empty Status bit
  - 1 = Receive buffer is empty; writing '1' when URXEN = 0 will reset the RX FIFO Pointers and counters
     0 = Receive buffer is not empty
- bit 0 URXBF: UART RX Buffer Full Status bit
  - 1 = Receive buffer is full
  - 0 = Receive buffer is not full
- Note 1: The receive watermark interrupt is not set if PERR or FERR is set and the corresponding IE bit is set.

## REGISTER 15-5: UxBRG: UARTx BAUD RATE REGISTER

| R/W-0  | R/W-0 | R/W-0          | R/W-0 | R/W-0        | R/W-0           | R/W-0    | R/W-0 |
|--|-------|----------------|-------|--------------|-----------------|----------|-------|
|  |       |                | BRG   | 6[15:8]      |                 |          |       |
| bit 15   |       |                |       |              |                 |          | bit 8 |
|  |       |                |       |              |                 |          |       |
| R/W-0  | R/W-0 | R/W-0          | R/W-0 | R/W-0        | R/W-0           | R/W-0    | R/W-0 |
|  |       |                | BRO   | G[7:0]       |                 |          |       |
| bit 7  |       |                |       |              |                 |          | bit 0 |
|  |       |                |       |              |                 |          |       |
| Legend:  |       |                |       |              |                 |          |       |
| R = Readable   | bit   | W = Writable I | oit   | U = Unimplem | ented bit, read | d as '0' |       |
| -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown |       |                | nown  |              |                 |          |       |

bit 15 BRG[15:0]: Baud Rate Divisor bits

## REGISTER 15-6: UxBRGH: UARTx BAUD RATE REGISTER HIGH

| U-0    | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0   |
|--------|-----|-----|-----|-----|-----|-----|-------|
| —      | —   | —   | —   | —   | —   | —   | —     |
| bit 15 |     |     |     |     |     |     | bit 8 |

| U-0   | U-0 | U-0 | U-0 | R/W-0 | R/W-0 | R/W-0  | R/W-0 |
|-------|-----|-----|-----|-------|-------|--------|-------|
| _     | —   | —   | —   |       | BRG[  | 19:16] |       |
| bit 7 |     |     |     |       |       |        | bit 0 |

| Legend:           |                  |                            |                    |
|-------------------|------------------|----------------------------|--------------------|
| R = Readable bit  | W = Writable bit | U = Unimplemented bit, rea | d as '0'           |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared       | x = Bit is unknown |

bit 15-4 Unimplemented: Read as '0'

bit 3-0 **BRG[19:16]:** Baud Rate Divisor bits

## REGISTER 15-7: UxRXREG: UARTx RECEIVE BUFFER REGISTER

| U-0      | U-0 | U-0 | U-0  | U-0    | U-0 | U-0 | U-0   |
|----------|-----|-----|------|--------|-----|-----|-------|
| _        | —   | —   | —    | —      | —   | —   | —     |
| bit 15   |     |     |      |        |     |     | bit 8 |
|          |     |     |      |        |     |     |       |
| R-x      | R-x | R-x | R-x  | R-x    | R-x | R-x | R-x   |
|          |     |     | RXRE | G[7:0] |     |     |       |
| bit 7    |     |     |      |        |     |     | bit 0 |
|          |     |     |      |        |     |     |       |
| l egend. |     |     |      |        |     |     |       |

| Legend:           |                  |                             |                    |
|-------------------|------------------|-----------------------------|--------------------|
| R = Readable bit  | W = Writable bit | U = Unimplemented bit, read | l as '0'           |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared        | x = Bit is unknown |

bit 15-8 Unimplemented: Read as '0'

bit 7-0 **RXREG[7:0]:** Received Character Data bits 7-0

## REGISTER 15-8: UXTXREG: UARTX TRANSMIT BUFFER REGISTER

| W-x           | U-0   | U-0              | U-0 | U-0               | U-0            | U-0             | U-0   |
|---------------|-------|------------------|-----|-------------------|----------------|-----------------|-------|
| LAST          | —     | —                | —   | —                 | _              | —               | —     |
| bit 15        |       |                  |     |                   |                |                 | bit 8 |
|               |       |                  |     |                   |                |                 |       |
| W-x           | W-x   | W-x              | W-x | W-x               | W-x            | W-x             | W-x   |
|               |       |                  | TXR | EG[7:0]           |                |                 |       |
| bit 7         |       |                  |     |                   |                |                 | bit 0 |
|               |       |                  |     |                   |                |                 |       |
| Legend:       |       |                  |     |                   |                |                 |       |
| R = Readable  | e bit | W = Writable b   | it  | U = Unimplem      | ented bit, rea | d as '0'        |       |
| -n = Value at | POR   | '1' = Bit is set |     | '0' = Bit is clea | red            | x = Bit is unkı | nown  |

|  |  | - |
|--|--|---|
|  |  |   |
|  |  |   |
|  |  |   |

bit 14-8 Unimplemented: Read as '0'

bit 7-0 TXREG[7:0]: Transmitted Character Data bits 7-0

If the buffer is full, further writes to the buffer are ignored.

| U-0                                | U-0  | U-0  | U-0                                 | U-0              | U-0                | U-0      | R/W-0 |  |  |  |
|------------------------------------|--|--|-------------------------------------|------------------|--------------------|----------|-------|--|--|--|
| _                                  |  |  | _                                   |                  |                    |          | P1[8] |  |  |  |
| bit 15                             |  |  |                                     |                  |                    |          | bit 8 |  |  |  |
|                                    |  |  |                                     |                  |                    |          |       |  |  |  |
| R/W-0                              | R/W-0  | R/W-0  | R/W-0                               | R/W-0            | R/W-0              | R/W-0    | R/W-0 |  |  |  |
|                                    |  |  | P1                                  | [7:0]            |                    |          |       |  |  |  |
| bit 7                              |  |  |                                     |                  |                    |          | bit 0 |  |  |  |
|                                    |  |  |                                     |                  |                    |          |       |  |  |  |
| Legend:                            |  |  |                                     |                  |                    |          |       |  |  |  |
| R = Readable bit W = Writable bit  |  |  |                                     | U = Unimpler     | nented bit, read   | d as '0' |       |  |  |  |
| -n = Value at POR '1' = Bit is set |  |  | '0' = Bit is cle                    | ared             | x = Bit is unknown |          |       |  |  |  |
|                                    |  |  |                                     |                  |                    |          |       |  |  |  |
| bit 15-9                           | Unimplemen   | ted: Read as '0                              | ,                                   |                  |                    |          |       |  |  |  |
| bit 8-0                            | P1[8:0]: Para  | meter 1 bits                                 |                                     |                  |                    |          |       |  |  |  |
|                                    | <u>DMX TX:</u>   |  |                                     |                  |                    |          |       |  |  |  |
|                                    |  | tes to Transmit                              | <ul> <li>– 1 (not includ</li> </ul> | ding Start code) | ).                 |          |       |  |  |  |
|                                    | LIN Master T   |  |                                     |                  |                    |          |       |  |  |  |
|                                    | PID to transm  | • • •/                                       |                                     |                  |                    |          |       |  |  |  |
|                                    |  | <u>s TX with Addre</u><br>ansmit. A '1' is a |                                     | nserted into hit | 9 (hite[7:0])      |          |       |  |  |  |
|                                    | Smart Card M   |  |                                     |                  | 5 (bits[7.0]).     |          |       |  |  |  |
|                                    | Guard Time Counter bits. This counter is operated on the bit clock whose period is always equal to one |  |                                     |                  |                    |          |       |  |  |  |
|                                    |  | ETU (bits[8:0]).                             |                                     |                  |                    |          |       |  |  |  |
|                                    | Other Modes:   | <u>.</u>                                     |                                     |                  |                    |          |       |  |  |  |
|                                    | Not used.  |  |                                     |                  |                    |          |       |  |  |  |
|                                    |  |  |                                     |                  |                    |          |       |  |  |  |

## REGISTER 15-9: UxP1: UARTx TIMING PARAMETER 1 REGISTER

| U-0                                | U-0            | U-0               | U-0              | U-0                                | U-0             | U-0             | R/W-0          |  |  |
|------------------------------------|----------------|-------------------|------------------|------------------------------------|-----------------|-----------------|----------------|--|--|
| —                                  | —              | —                 | —                | _                                  | —               |                 | P2[8]          |  |  |
| bit 15                             |                |                   |                  |                                    |                 |                 | bit 8          |  |  |
| R/W-0                              | R/W-0          | R/W-0             | R/W-0            | R/W-0                              | R/W-0           | R/W-0           | R/W-0          |  |  |
| 10110                              | 1011 0         | 10110             |                  | [7:0]                              | 10110           | 1011 0          | 1011 0         |  |  |
| bit 7                              |                |                   |                  |                                    |                 |                 | bit 0          |  |  |
|                                    |                |                   |                  |                                    |                 |                 |                |  |  |
| Legend:                            |                |                   |                  |                                    |                 |                 |                |  |  |
| R = Readable bit W = Writable bit  |                |                   | bit              | U = Unimplemented bit, read as '0' |                 |                 |                |  |  |
| -n = Value at POR '1' = Bit is set |                |                   |                  | '0' = Bit is cle                   | ared            | x = Bit is unki | nown           |  |  |
|                                    |                |                   |                  |                                    |                 |                 |                |  |  |
| bit 15-9                           | Unimplemen     | ted: Read as '0   | )'               |                                    |                 |                 |                |  |  |
| bit 8-0                            | P2[8:0]: Para  | meter 2 bits      |                  |                                    |                 |                 |                |  |  |
|                                    | DMX RX:        |                   |                  |                                    |                 |                 |                |  |  |
|                                    | The first byte | number to rece    | ive – 1, not ind | cluding Start co                   | de (bits[8:0]). |                 |                |  |  |
|                                    | LIN Slave TX   | <u>:</u>          |                  |                                    |                 |                 |                |  |  |
|                                    | Number of by   | tes to transmit ( | (bits[7:0]).     |                                    |                 |                 |                |  |  |
|                                    | Asynchronou    | s RX with Addre   | ess Detect:      |                                    |                 |                 |                |  |  |
|                                    | Address to st  | art matching (bi  | ts[7:0]).        |                                    |                 |                 |                |  |  |
|                                    | Smart Card N   |                   |                  |                                    |                 |                 |                |  |  |
|                                    |                | ounter bits. This | s counter is op  | erated on the b                    | it clock whose  | period is alway | s equal to one |  |  |
|                                    | ETU (bits[8:0] |                   |                  |                                    |                 |                 |                |  |  |
|                                    | Other Modes:   | <u>.</u>          |                  |                                    |                 |                 |                |  |  |
|                                    | Not used.      |                   |                  |                                    |                 |                 |                |  |  |
|                                    |                |                   |                  |                                    |                 |                 |                |  |  |

## REGISTER 15-10: UxP2: UARTx TIMING PARAMETER 2 REGISTER

| R/W-0        | R/W-0                | R/W-0               | R/W-0           | R/W-0             | R/W-0            | R/W-0           | R/W-0         |
|--------------|----------------------|---------------------|-----------------|-------------------|------------------|-----------------|---------------|
|              |                      |                     | P3[1            | 15:8]             |                  |                 |               |
| bit 15       |                      |                     |                 |                   |                  |                 | bit 8         |
| DAMO         | DAMO                 | DAVA                | DAMA            | DAMO              | DAVA             | D44/ 0          | D 444 0       |
| R/W-0        | R/W-0                | R/W-0               | R/W-0           | R/W-0             | R/W-0            | R/W-0           | R/W-0         |
| L:1 7        |                      |                     | P3[             | 7:0]              |                  |                 |               |
| bit 7        |                      |                     |                 |                   |                  |                 | bit 0         |
| Legend:      |                      |                     |                 |                   |                  |                 |               |
| R = Readable | ≏ hit                | W = Writable b      | it              | U = Unimplem      | nented bit, read | las '0'         |               |
|              |                      | '1' = Bit is set    |                 | '0' = Bit is clea |                  | x = Bit is unkr | NOWD          |
|              |                      |                     |                 | 0 2000 0000       |                  |                 |               |
| bit 15-0     | <b>P3[15:0]</b> : Pa | rameter 3 bits      |                 |                   |                  |                 |               |
|              | DMX RX:              |                     |                 |                   |                  |                 |               |
|              | The last byte        | number to receiv    | /e – 1, not inc | luding Start coo  | le (bits[8:0]).  |                 |               |
|              | LIN Slave R          |                     |                 |                   |                  |                 |               |
|              | Number of by         | ytes to receive (bi | its[7:0]).      |                   |                  |                 |               |
|              | <u>Asynchronou</u>   |                     |                 |                   |                  |                 |               |
|              |                      | k the UxP2 addr     | ess bits; 1 =   | P2 address bit    | is used, $0 = F$ | P2 address bit  | is masked off |
|              | (bits[7:0]).         |                     |                 |                   |                  |                 |               |
|              | Smart Card I         |                     |                 |                   |                  |                 |               |
|              | -                    | Counter bits (bite  | s[15:0]).       |                   |                  |                 |               |
|              | Other Modes          | <u>:</u>            |                 |                   |                  |                 |               |
|              | Not used.            |                     |                 |                   |                  |                 |               |

## REGISTER 15-11: UxP3: UARTx TIMING PARAMETER 3 REGISTER

## REGISTER 15-12: UxP3H: UARTx TIMING PARAMETER 3 REGISTER HIGH

| U-0          | U-0   | U-0              | U-0    | U-0                                | U-0   | U-0                | U-0   |  |  |
|--------------|---|------------------|--------|------------------------------------|-------|--------------------|-------|--|--|
| —            | —   | —                | —      | —                                  | —     | —                  | —     |  |  |
| bit 15       |   |                  |        |                                    |       |                    | bit 8 |  |  |
|              |   |                  |        |                                    |       |                    |       |  |  |
| R/W-0        | R/W-0   | R/W-0            | R/W-0  | R/W-0                              | R/W-0 | R/W-0              | R/W-0 |  |  |
|              |   |                  | P3[2   | 23:16]                             |       |                    |       |  |  |
| bit 7        |   |                  |        |                                    |       |                    | bit 0 |  |  |
|              |   |                  |        |                                    |       |                    |       |  |  |
| Legend:      |   |                  |        |                                    |       |                    |       |  |  |
| R = Readab   | le bit  | W = Writable     | bit    | U = Unimplemented bit, read as '0' |       |                    |       |  |  |
| -n = Value a | t POR   | '1' = Bit is set |        | '0' = Bit is cleared               |       | x = Bit is unknown |       |  |  |
|              |   |                  |        |                                    |       |                    |       |  |  |
| bit 15-8     | Unimplement   | ted: Read as '0  | )'     |                                    |       |                    |       |  |  |
| bit 7-0      | <b>P3[23:16]:</b> Pa  | rameter 3 High   | ı bits |                                    |       |                    |       |  |  |
|              | <u>Smart Card Mode:</u><br>Waiting Time Counter bits (bits[23:16]). |                  |        |                                    |       |                    |       |  |  |
|              | <u>Other Modes:</u><br>Not used.                                    |                  |        |                                    |       |                    |       |  |  |
|              |   |                  |        |                                    |       |                    |       |  |  |

## REGISTER 15-13: UxTXCHK: UARTx TRANSMIT CHECKSUM REGISTER

| U-0               | U-0  | U-0              | U-0             | U-0                  | U-0             | U-0                | U-0   |  |  |  |
|-------------------|--|------------------|-----------------|----------------------|-----------------|--------------------|-------|--|--|--|
| —                 | -  | —                | —               | —                    | —               | _                  | —     |  |  |  |
| bit 15            |  |                  |                 |                      |                 |                    | bit 8 |  |  |  |
|                   |  |                  |                 |                      |                 |                    |       |  |  |  |
| R/W-0             | R/W-0  | R/W-0            | R/W-0           | R/W-0                | R/W-0           | R/W-0              | R/W-0 |  |  |  |
|                   |  |                  | ТХСН            | K[7:0]               |                 |                    |       |  |  |  |
| bit 7             |  |                  |                 |                      |                 |                    |       |  |  |  |
|                   |  |                  |                 |                      |                 |                    |       |  |  |  |
| Legend:           |  |                  |                 |                      |                 |                    |       |  |  |  |
| R = Readable      | e bit  | W = Writable b   | oit             | U = Unimplem         | ented bit, read | l as '0'           |       |  |  |  |
| -n = Value at     | POR  | '1' = Bit is set |                 | '0' = Bit is cleared |                 | x = Bit is unknown |       |  |  |  |
|                   |  |                  |                 |                      |                 |                    |       |  |  |  |
| bit 15-8          | Unimplement  | ed: Read as '0   | ,               |                      |                 |                    |       |  |  |  |
| bit 7-0           | TXCHK[7:0]:  | Transmit Check   | sum bits (calc  | ulated from TX       | words)          |                    |       |  |  |  |
|                   | LIN Modes:   |                  |                 |                      |                 |                    |       |  |  |  |
|                   | C0EN = 1: Su   | m of all transmi | tted data + add | dition carries, in   | cluding PID.    |                    |       |  |  |  |
|                   | C0EN = 0: Sum of all transmitted data + addition carries, excluding PID. |                  |                 |                      |                 |                    |       |  |  |  |
|                   | LIN Slave:   |                  |                 |                      |                 |                    |       |  |  |  |
|                   | Cleared when   | Break is detect  | ted.            |                      |                 |                    |       |  |  |  |
| LIN Master/Slave: |  |                  |                 |                      |                 |                    |       |  |  |  |
|                   | Cleared when Break is detected.  |                  |                 |                      |                 |                    |       |  |  |  |

Other Modes:

C0EN = 1: Sum of every byte transmitted + addition carries.

C0EN = 0: Value remains unchanged.

# REGISTER 15-14: UXRXCHK: UARTX RECEIVE CHECKSUM REGISTER

| U-0          | U-0                               | U-0               | U-0            | U-0                  | U-0         | U-0                | U-0   |  |  |
|--------------|-----------------------------------|-------------------|----------------|----------------------|-------------|--------------------|-------|--|--|
| _            | —                                 | —                 | _              | —                    | —           |                    | _     |  |  |
| bit 15       |                                   |                   |                |                      |             |                    | bit 8 |  |  |
| DAALO        | DANIO                             | DAMA              | DAMA           | D44/ 0               | DAMO        | DAALO              | DAALO |  |  |
| R/W-0        | R/W-0                             | R/W-0             | R/W-0          | R/W-0                | R/W-0       | R/W-0              | R/W-0 |  |  |
| 1            |                                   |                   | RXCF           | HK[7:0]              |             |                    |       |  |  |
| bit 7        |                                   |                   |                |                      |             |                    | bit 0 |  |  |
|              |                                   |                   |                |                      |             |                    |       |  |  |
| Legend:      |                                   |                   |                |                      |             |                    |       |  |  |
| R = Readab   | R = Readable bit W = Writable bit |                   | U = Unimplen   | nented bit, read     | l as '0'    |                    |       |  |  |
| -n = Value a | n = Value at POR '1' = Bit is set |                   |                | '0' = Bit is cleared |             | x = Bit is unknown |       |  |  |
|              |                                   |                   |                |                      |             |                    |       |  |  |
| bit 15-8     | Unimplemer                        | ted: Read as '0   | 3              |                      |             |                    |       |  |  |
| bit 7-0      | RXCHK[7:0]                        | Receive Check     | sum bits (calc | culated from RX      | words)      |                    |       |  |  |
|              | LIN Modes:                        |                   |                |                      |             |                    |       |  |  |
|              |                                   | um of all receive |                |                      |             |                    |       |  |  |
|              |                                   | um of all receive | d data + addit | tion carries, exc    | luding PID. |                    |       |  |  |
|              | LIN Slave:<br>Cleared where       | n Break is detec  | ted.           |                      |             |                    |       |  |  |
|              | LIN Master/S                      |                   |                |                      |             |                    |       |  |  |
|              | Cleared when Break is detected.   |                   |                |                      |             |                    |       |  |  |
|              | Other Modes                       | <u>.</u>          |                |                      |             |                    |       |  |  |
|              |                                   | um of every byte  |                | ddition carries.     |             |                    |       |  |  |
|              | C0EN = 0: Va                      | alue remains uno  | changed.       |                      |             |                    |       |  |  |
|              |                                   |                   |                |                      |             |                    |       |  |  |

| U-0                               | U-0   | U-0              | U-0                | U-0               | U-0              | U-0                | U-0   |  |  |  |
|-----------------------------------|---|------------------|--------------------|-------------------|------------------|--------------------|-------|--|--|--|
|                                   | —   | —                | —                  | —                 | —                | —                  |       |  |  |  |
| bit 15                            |   |                  |                    |                   |                  |                    | bit 8 |  |  |  |
|                                   |   |                  |                    |                   |                  |                    |       |  |  |  |
| U-0                               | U-0   | R/W-0            | R/W-0              | R/W-0             | R/W-0            | R/W-0              | U-0   |  |  |  |
| _                                 | <u> </u>  | TXRPT1           | TXRPT0             | CONV              | TOPD             | PRTCL              |       |  |  |  |
| bit 7                             |   |                  |                    |                   |                  |                    | bit 0 |  |  |  |
|                                   |   |                  |                    |                   |                  |                    |       |  |  |  |
| Legend:                           |   |                  |                    |                   |                  |                    |       |  |  |  |
| R = Readable bit W = Writable bit |   |                  |                    | U = Unimplem      | nented bit, read | d as '0'           |       |  |  |  |
| -n = Value a                      | -n = Value at POR '1' = Bit is set  |                  |                    | '0' = Bit is clea | ared             | x = Bit is unknown |       |  |  |  |
|                                   |   |                  |                    |                   |                  |                    |       |  |  |  |
| bit 15-6                          | Unimplemented: Read as '0'  |                  |                    |                   |                  |                    |       |  |  |  |
| bit 5-4                           | TXRPT[1:0]: 1   |                  |                    | S                 |                  |                    |       |  |  |  |
|                                   |   | nit the error by |                    |                   |                  |                    |       |  |  |  |
|                                   |   | nit the error by |                    |                   |                  |                    |       |  |  |  |
|                                   | 01 = Retransmit the error byte twice<br>00 = Retransmit the error byte once |                  |                    |                   |                  |                    |       |  |  |  |
| bit 3                             | CONV: Logic (   | Convention Se    | lection bit        |                   |                  |                    |       |  |  |  |
|                                   | 1 = Inverse log   | gic convention   |                    |                   |                  |                    |       |  |  |  |
|                                   | 0 = Direct logi   | c convention     |                    |                   |                  |                    |       |  |  |  |
| bit 2                             | TOPD: Pull-Do   |                  | or $T = 0$ Error H | landling bit      |                  |                    |       |  |  |  |
| 1 = Two ETUs                      |   |                  |                    |                   |                  |                    |       |  |  |  |
| 1.11.4                            | 0 = One ETU PRTCL: Smart Card Protocol Selection bit                        |                  |                    |                   |                  |                    |       |  |  |  |
| bit 1                             |   | t Card Protoco   | Selection bit      |                   |                  |                    |       |  |  |  |
|                                   | 1 = T = 1<br>0 = T = 0  |                  |                    |                   |                  |                    |       |  |  |  |
| bit 0                             | Unimplement   | ed: Read as '(   | )'                 |                   |                  |                    |       |  |  |  |
|                                   | ennpionient   |                  | ,<br>,             |                   |                  |                    |       |  |  |  |
|                                   |   |                  |                    |                   |                  |                    |       |  |  |  |

## REGISTER 15-15: UxSCCON: UARTx SMART CARD CONFIGURATION REGISTER

| U-0          | U-0                                      | HS/R/W-0  | HS/R/W-0          | U-0              | HS/R/W-0           | HS/R/W-0        | HS/R/W-0        |  |  |
|--------------|--|---|-------------------|------------------|--------------------|-----------------|-----------------|--|--|
| _            | —  | RXRPTIF   | TXRPTIF           | _                | BTCIF              | WTCIF           | GTCIF           |  |  |
| bit 15       |  |   |                   |                  |                    |                 | bit             |  |  |
| U-0          | U-0                                      | R/W-0   | R/W-0             | U-0              | R/W-0              | R/W-0           | R/W-0           |  |  |
| _            | _  | RXRPTIE   | TXRPTIE           | _                | BTCIE              | WTCIE           | GTCIE           |  |  |
| bit 7        |  |   |                   |                  |                    | 1               | bit (           |  |  |
| Legend:      |  | HS = Hardwa   | re Settable bit   |                  |                    |                 |                 |  |  |
| R = Readab   | ole bit                                  | W = Writable  | bit               | U = Unimplei     | mented bit, read   | l as '0'        |                 |  |  |
| -n = Value a | at POR                                   | '1' = Bit is set  |                   | '0' = Bit is cle | eared              | x = Bit is unkr | nown            |  |  |
|              |  |   |                   |                  |                    |                 |                 |  |  |
| bit 15-14    | -  | nted: Read as '0  |                   |                  |                    |                 |                 |  |  |
| bit 13       |  | eceive Repeat li<br>or has persisted<br>eared   |                   |                  | s been received    | five times (fou | ır retransmits) |  |  |
| bit 12       | 1 = Line erro                            | ansmit Repeat I<br>r has been dete  |                   |                  | per TXRPT[1:0]     |                 |                 |  |  |
|              | 0 = Flag is cl                           |   |                   |                  |                    |                 |                 |  |  |
| bit 11       | -  | Unimplemented: Read as '0'  |                   |                  |                    |                 |                 |  |  |
| bit 10       |  | <b>BTCIF:</b> Block Time Counter Interrupt Flag bit<br>1 = Block Time Counter has reached 0 |                   |                  |                    |                 |                 |  |  |
|              |  | ne Counter has<br>ne Counter has  |                   |                  |                    |                 |                 |  |  |
| bit 9        | WTCIF: Wait                              | ing Time Counte   | er Interrupt Flag | bit              |                    |                 |                 |  |  |
|              |  | Time Counter ha   |                   | )                |                    |                 |                 |  |  |
| bit 8        | GTCIF: Guar                              | rd Time Counter   | Interrupt Flag b  | bit              |                    |                 |                 |  |  |
|              |  | me Counter has<br>me Counter has  |                   |                  |                    |                 |                 |  |  |
| bit 7-6      | Unimplemer                               | nted: Read as 'o  | 3                 |                  |                    |                 |                 |  |  |
| bit 5        | -  | eceive Repeat I   |                   | bit              |                    |                 |                 |  |  |
|              | 1 = An inter                             | rupt is invoked<br>I five times (four   | when a parity     |                  | rsisted after the  | e same charac   | ter has bee     |  |  |
| bit 4        | TXRPTIE: Tr                              | ansmit Repeat I   | nterrupt Enable   | bit              |                    |                 |                 |  |  |
|              | 1 = An inter<br>been co<br>0 = Interrupt |   | hen a line erro   | r is detected    | after the last ret | ransmit per TX  | (RPT[1:0] ha    |  |  |
| bit 3        | -  | nted: Read as '0  | ,                 |                  |                    |                 |                 |  |  |
| bit 2        | -  | k Time Counter  |                   | e bit            |                    |                 |                 |  |  |
| 511 2        | 1 = Block Tin                            | ne Counter inter<br>ne Counter inter  | rupt is enabled   |                  |                    |                 |                 |  |  |
| bit 1        |  | ting Time Counter   | -                 | hle hit          |                    |                 |                 |  |  |
|              |  | Time Counter int  | -                 |                  |                    |                 |                 |  |  |
|              |  | Time Counter Int  |                   |                  |                    |                 |                 |  |  |
| bit 0        | GTCIE: Gua                               | rd Time Counter   | interrupt enable  | e bit            |                    |                 |                 |  |  |
|              |  | me Counter inte   | -                 |                  |                    |                 |                 |  |  |
|              |  |   |                   |                  |                    |                 |                 |  |  |

# REGISTER 15-16: UxSCINT: UARTx SMART CARD INTERRUPT REGISTER

## REGISTER 15-17: UxINT: UARTx INTERRUPT REGISTER

| U-0    | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0   |
|--------|-----|-----|-----|-----|-----|-----|-------|
| —      | —   | —   | —   | —   | —   | —   | —     |
| bit 15 |     |     |     |     |     |     | bit 8 |

| R/W-0, HS | R/W-0, HS | U-0 | U-0 | U-0 | R/W-0 | U-0 | U-0   |
|-----------|-----------|-----|-----|-----|-------|-----|-------|
| WUIF      | ABDIF     | —   | —   | —   | ABDIE | —   | —     |
| bit 7     |           |     |     |     |       |     | bit 0 |

| Legend:           | HS = Hardware Settable bit |                             |                    |
|-------------------|----------------------------|-----------------------------|--------------------|
| R = Readable bit  | W = Writable bit           | U = Unimplemented bit, read | d as '0'           |
| -n = Value at POR | '1' = Bit is set           | '0' = Bit is cleared        | x = Bit is unknown |

| bit 15-8 | Unimplemented: Read as '0'  |
|----------|---|
| bit 7    | WUIF: Wake-up Interrupt Flag bit  |
|          | <ul> <li>1 = Sets when WAKE = 1 and RX makes a '1'-to-'0' transition; triggers event interrupt (must be cleared<br/>by software)</li> </ul> |
|          | 0 = WAKE is not enabled or WAKE is enabled, but no wake-up event has occurred   |
| bit 6    | ABDIF: Auto-Baud Completed Interrupt Flag bit   |
|          | 1 = Sets when ABD sequence makes the final '1'-to-'0' transition; triggers event interrupt (must be<br>cleared by software)                 |
|          | 0 = ABAUD is not enabled or ABAUD is enabled but auto-baud has not completed  |
| bit 5-3  | Unimplemented: Read as '0'  |
| bit 2    | ABDIE: Auto-Baud Completed Interrupt Enable Flag bit  |
|          | 1 = Allows ABDIF to set an event interrupt  |
|          | 0 = ABDIF does not set an event interrupt   |
| bit 1-0  | Unimplemented: Read as '0'  |

NOTES:

# 16.0 SERIAL PERIPHERAL INTERFACE (SPI)

| Note 1: | This data sheet summarizes the features   |
|---------|---|
|         | of the dsPIC33CK64MP105 family of         |
|         | devices. It is not intended to be a       |
|         | comprehensive reference source. To        |
|         | complement the information in this data   |
|         | sheet, refer to "Serial Peripheral Inter- |
|         | face (SPI) with Audio Codec Support"      |
|         | (www.microchip.com/DS70005136) in the     |
|         | "dsPIC33/PIC24 Family Reference           |
|         | Manual".                                  |

The Serial Peripheral Interface (SPI) module is a synchronous serial interface, useful for communicating with other peripheral or microcontroller devices. These peripheral devices may be serial EEPROMs, shift registers, display drivers, A/D Converters, etc. The SPI module is compatible with the Motorola<sup>®</sup> SPI and SIOP interfaces. All devices in the dsPIC33CK64MP105 family include three SPI modules. On 48-pin devices, SPI instance SPI2 can work up to 50 MHz speed when selected as a non-PPS pin. The selection is done using the SPI2PIN bit (FDEVOPT[13]). If the bit for SPI2PIN is '1', the PPS pin will be used. When SPI2PIN is '0', the SPI signals are routed to dedicated pins.

The module supports operation in two Buffer modes. In Standard mode, data is shifted through a single serial buffer. In Enhanced Buffer mode, data is shifted through a FIFO buffer. The FIFO level depends on the configured mode.

Note: FIFO depth for this device is four (in 8-Bit Data mode).

Variable length data can be transmitted and received, from 2 to 32 bits.

Note: Do not perform Read-Modify-Write operations (such as bit-oriented instructions) on the SPIxBUF register in either Standard or Enhanced Buffer mode.

The module also supports a basic framed SPI protocol while operating in either Master or Slave mode. A total of four framed SPI configurations are supported.

The module also supports Audio modes. Four different Audio modes are available.

- I<sup>2</sup>S mode
- · Left Justified mode
- Right Justified mode
- PCM/DSP mode

In each of these modes, the serial clock is free-running and audio data is always transferred.

If an audio protocol data transfer takes place between two devices, then usually one device is the Master and the other is the Slave. However, audio data can be transferred between two Slaves. Because the audio protocols require free-running clocks, the Master can be a third-party controller. In either case, the Master generates two free-running clocks: SCKx and LRC (Left, Right Channel Clock/SSx/FSYNC).

The SPI serial interface consists of four pins:

- SDIx: Serial Data Input
- SDOx: Serial Data Output
- SCKx: Shift Clock Input or Output
- SSx: Active-Low Slave Select or Frame Synchronization I/O Pulse

The SPI module can be configured to operate using two, three or four pins. In the 3-pin mode,  $\overline{SSx}$  is not used. In the 2-pin mode, both SDOx and  $\overline{SSx}$  are not used.

The SPI module has the ability to generate three interrupts reflecting the events that occur during the data communication. The following types of interrupts can be generated:

- 1. Receive interrupts are signalled by SPIxRXIF. This event occurs when:
  - RX watermark interrupt
  - SPIROV = 1
  - SPIRBF = 1
  - SPIRBE = 1

provided the respective mask bits are enabled in SPIxIMSKL/H.

- 2. Transmit interrupts are signalled by SPIxTXIF. This event occurs when:
  - TX watermark interrupt
  - SPITUR = 1
  - SPITBF = 1
  - SPITBE = 1

provided the respective mask bits are enabled in SPIxIMSKL/H.

- 3. General interrupts are signalled by SPIxGIF. This event occurs when:
  - FRMERR = 1
  - SPIBUSY = 1
  - SRMT = 1

provided the respective mask bits are enabled in SPIxIMSKL/H.

Block diagrams of the module in Standard and Enhanced modes are shown in Figure 16-1 and Figure 16-2.

Note: In this section, the SPI modules are referred to together as SPIx, or separately as SPI1, SPI2 or SPI3. Special Function Registers will follow a similar notation. For example, SPIxCON1 and SPIxCON2 refer to the control registers for any of the three SPI modules. To set up the SPIx module for the Standard Master mode of operation:

- 1. If using interrupts:
  - a) Clear the interrupt flag bits in the respective IFSx register.
  - b) Set the interrupt enable bits in the respective IECx register.
  - c) Write the SPIxIP bits in the respective IPCx register to set the interrupt priority.
- Write the desired settings to the SPIxCON1L and SPIxCON1H registers with the MSTEN bit (SPIxCON1L[5]) = 1.
- 3. Clear the SPIROV bit (SPIxSTATL[6]).
- 4. Enable SPIx operation by setting the SPIEN bit (SPIxCON1L[15]).
- 5. Write the data to be transmitted to the SPIxBUFL and SPIxBUFH registers. Transmission (and reception) will start as soon as data is written to the SPIxBUFL and SPIxBUFH registers.

To set up the SPIx module for the Standard Slave mode of operation:

- 1. Clear the SPIxBUF registers.
- 2. If using interrupts:
  - a) Clear the SPIxBUFL and SPIxBUFH registers.
  - b) Set the interrupt enable bits in the respective IECx register.
  - c) Write the SPIxIP bits in the respective IPCx register to set the interrupt priority.
- Write the desired settings to the SPIxCON1L, SPIxCON1H and SPIxCON2L registers with the MSTEN bit (SPIxCON1L[5]) = 0.
- 4. Clear the SMP bit.
- If the CKE bit (SPIxCON1L[8]) is set, then the SSEN bit (SPIxCON1L[7]) must be set to enable the SSx pin.
- 6. Clear the SPIROV bit (SPIxSTATL[6]).
- 7. Enable SPIx operation by setting the SPIEN bit (SPIxCON1L[15]).



To set up the SPIx module for the Enhanced Buffer Master mode of operation:

- 1. If using interrupts:
  - a) Clear the interrupt flag bits in the respective IFSx register.
  - b) Set the interrupt enable bits in the respective IECx register.
  - c) Write the SPIxIP bits in the respective IPCx register.
- Write the desired settings to the SPIxCON1L, SPIxCON1H and SPIxCON2L registers with MSTEN (SPIxCON1L[5]) = 1.
- 3. Clear the SPIROV bit (SPIxSTATL[6]).
- 4. Select Enhanced Buffer mode by setting the ENHBUF bit (SPIxCON1L[0]).
- 5. Enable SPIx operation by setting the SPIEN bit (SPIxCON1L[15]).
- Write the data to be transmitted to the SPIxBUFL and SPIxBUFH registers. Transmission (and reception) will start as soon as data is written to the SPIxBUFL and SPIxBUFH registers.

To set up the SPIx module for the Enhanced Buffer Slave mode of operation:

- 1. Clear the SPIxBUFL and SPIxBUFH registers.
- 2. If using interrupts:
  - a) Clear the interrupt flag bits in the respective IFSx register.
  - b) Set the interrupt enable bits in the respective IECx register.
  - c) Write the SPIxIP bits in the respective IPCx register to set the interrupt priority.
- Write the desired settings to the SPIxCON1L, SPIxCON1H and SPIxCON2L registers with the MSTEN bit (SPIxCON1L[5]) = 0.
- 4. Clear the SMP bit.
- 5. If the CKE bit is set, then the SSEN bit must be set, thus enabling the SSx pin.
- 6. Clear the SPIROV bit (SPIxSTATL[6]).
- 7. Select Enhanced Buffer mode by setting the ENHBUF bit (SPIxCON1L[0]).
- Enable SPIx operation by setting the SPIEN bit (SPIxCON1L[15]).



## FIGURE 16-2: SPIX MODULE BLOCK DIAGRAM (ENHANCED MODE)

To set up the SPIx module for Audio mode:

- 1. Clear the SPIxBUFL and SPIxBUFH registers.
- 2. If using interrupts:
  - a) Clear the interrupt flag bits in the respective IFSx register.
  - b) Set the interrupt enable bits in the respective IECx register.
  - a) Write the SPIxIP bits in the respective IPCx register to set the interrupt priority.
- Write the desired settings to the SPIxCON1L, SPIxCON1H and SPIxCON2L registers with AUDEN (SPIxCON1H[15]) = 1.
- 4. Clear the SPIROV bit (SPIxSTATL[6]).
- 5. Enable SPIx operation by setting the SPIEN bit (SPIxCON1L[15]).
- 6. Write the data to be transmitted to the SPIxBUFL and SPIxBUFH registers. Transmission (and reception) will start as soon as data is written to the SPIxBUFL and SPIxBUFH registers.

## 16.1 SPI Control/Status Registers

#### REGISTER 16-1: SPIxCON1L: SPIx CONTROL REGISTER 1 LOW

| R/W-0  | U-0 | R/W-0   | R/W-0  | R/W-0                   | R/W-0                   | R/W-0 | R/W-0              |
|--------|-----|---------|--------|-------------------------|-------------------------|-------|--------------------|
| SPIEN  | —   | SPISIDL | DISSDO | MODE32 <sup>(1,4)</sup> | MODE16 <sup>(1,4)</sup> | SMP   | CKE <sup>(1)</sup> |
| bit 15 |     |         |        |                         |                         |       | bit 8              |

| R/W-0               | R/W-0 | R/W-0 | R/W-0  | R/W-0  | R/W-0                 | R/W-0 | R/W-0  |
|---------------------|-------|-------|--------|--------|-----------------------|-------|--------|
| SSEN <sup>(2)</sup> | CKP   | MSTEN | DISSDI | DISSCK | MCLKEN <sup>(3)</sup> | SPIFE | ENHBUF |
| bit 7               |       |       |        |        |                       |       | bit 0  |

| Legend:           |                  |                       |                                    |  |  |
|-------------------|------------------|-----------------------|------------------------------------|--|--|
| R = Readable bit  | W = Writable bit | U = Unimplemented bit | U = Unimplemented bit, read as '0' |  |  |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared  | x = Bit is unknown                 |  |  |

bit 15 SPIEN: SPIx On bit

1 = Enables module

0 = Turns off and resets module, disables clocks, disables interrupt event generation, allows SFR modifications

#### bit 14 Unimplemented: Read as '0'

- bit 13 SPISIDL: SPIx Stop in Idle Mode bit
  - 1 = Halts in CPU Idle mode
  - 0 = Continues to operate in CPU Idle mode

#### bit 12 **DISSDO:** Disable SDOx Output Port bit

- 1 = SDOx pin is not used by the module; pin is controlled by port function
- 0 = SDOx pin is controlled by the module

#### bit 11-10 MODE32 and MODE16: Serial Word Length Select bits<sup>(1,4)</sup>

| MODE32 | MODE16 | AUDEN | Communication   |  |  |  |
|--------|--------|-------|---|--|--|--|
| 1      | Х      |       | 32-Bit  |  |  |  |
| 0      | 1      | 0     | 16-Bit  |  |  |  |
| 0      | 0      |       | 8-Bit   |  |  |  |
| 1      | 1      |       | 24-Bit Data, 32-Bit FIFO, 32-Bit Channel/64-Bit Frame |  |  |  |
| 1      | 0      | 1     | 32-Bit Data, 32-Bit FIFO, 32-Bit Channel/64-Bit Frame |  |  |  |
| 0      | 1      | L     | 16-Bit Data, 16-Bit FIFO, 32-Bit Channel/64-Bit Frame |  |  |  |
| 0      | 0      |       | 16-Bit FIFO, 16-Bit Channel/32-Bit Frame              |  |  |  |

bit 9 SMP: SPIx Data Input Sample Phase bit

Master Mode:

1 = Input data is sampled at the end of data output time

0 = Input data is sampled at the middle of data output time

Slave Mode:

Input data is always sampled at the middle of data output time, regardless of the SMP setting.

bit 8 CKE: SPIx Clock Edge Select bit<sup>(1)</sup>

1 = Transmit happens on transition from active clock state to Idle clock state

0 = Transmit happens on transition from Idle clock state to active clock state

#### **Note 1:** When AUDEN (SPIxCON1H[15]) = 1, this module functions as if CKE = 0, regardless of its actual value.

- **2:** When FRMEN = 1, SSEN is not used.
- **3:** MCLKEN can only be written when the SPIEN bit = 0.
- 4: This channel is not meaningful for DSP/PCM mode as LRC follows FRMSYPW.

## REGISTER 16-1: SPIx CONTROL REGISTER 1 LOW (CONTINUED)

| bit 7   | SSEN: Slave Select Enable bit (Slave mode) <sup>(2)</sup>  |
|---------|--|
|         | 1 = $\overline{SSx}$ pin is used by the macro in Slave mode; $\overline{SSx}$ pin is used as the Slave select input 0 = $\overline{SSx}$ pin is not used by the macro ( $\overline{SSx}$ pin will be controlled by the port I/O) |
| bit 6   | CKP: Clock Polarity Select bit   |
|         | <ul> <li>1 = Idle state for clock is a high level; active state is a low level</li> <li>0 = Idle state for clock is a low level; active state is a high level</li> </ul>   |
| bit 5   | MSTEN: Master Mode Enable bit  |
|         | 1 = Master mode<br>0 = Slave mode  |
| bit 4   | DISSDI: Disable SDIx Input Port bit  |
|         | <ul> <li>1 = SDIx pin is not used by the module; pin is controlled by port function</li> <li>0 = SDIx pin is controlled by the module</li> </ul>   |
| bit 3   | DISSCK: Disable SCKx Output Port bit   |
|         | <ul> <li>1 = SCKx pin is not used by the module; pin is controlled by port function</li> <li>0 = SCKx pin is controlled by the module</li> </ul>   |
| bit 2   | MCLKEN: Master Clock Enable bit <sup>(3)</sup>   |
|         | <ul> <li>1 = Reference Clock (REFCLKO) is used by the BRG</li> <li>0 = Peripheral Clock (FP = Fosc/2) is used by the BRG</li> </ul>  |
| bit 1   | SPIFE: Frame Sync Pulse Edge Select bit  |
|         | <ul> <li>1 = Frame Sync pulse (Idle-to-active edge) coincides with the first bit clock</li> <li>0 = Frame Sync pulse (Idle-to-active edge) precedes the first bit clock</li> </ul>   |
| bit 0   | ENHBUF: Enhanced Buffer Enable bit   |
|         | <ul> <li>1 = Enhanced Buffer mode is enabled</li> <li>0 = Enhanced Buffer mode is disabled</li> </ul>  |
| Note 1: | When AUDEN (SPIxCON1H[15]) = 1, this module functions as if CKE = 0, regardless of its actual value.   |
|         |  |

- **2:** When FRMEN = 1, SSEN is not used.
- **3:** MCLKEN can only be written when the SPIEN bit = 0.
- 4: This channel is not meaningful for DSP/PCM mode as LRC follows FRMSYPW.

| R/W-0      | R/W-0   | R/W-0  | R/W-0          | R/W-0                                  | R/W-0                 | R/W-0              | R/W-0                  |  |  |  |
|------------|---|--|----------------|--|-----------------------|--------------------|------------------------|--|--|--|
| AUDEN      |   | IGNROV   | IGNTUR         | AUDMONO <sup>(2)</sup>                 | URDTEN <sup>(3)</sup> |                    | AUDMOD0 <sup>(4)</sup> |  |  |  |
| bit 15     | OF IDONEXT  |  |                | ADDINIONO                              | UNDTEN                | AUDIVIODI          | bit 8                  |  |  |  |
|            |   |  |                |  |                       |                    | bit 0                  |  |  |  |
| R/W-0      | R/W-0   | R/W-0  | R/W-0          | R/W-0                                  | R/W-0                 | R/W-0              | R/W-0                  |  |  |  |
| FRMEN      |   | FRMPOL   | MSSEN          | FRMSYPW                                | FRMCNT2               | FRMCNT1            | FRMCNT0                |  |  |  |
| bit 7      |   |  |                |  |                       |                    | bit 0                  |  |  |  |
|            |   |  |                |  |                       |                    |                        |  |  |  |
| Legend:    |   |  |                |  |                       |                    |                        |  |  |  |
| R = Reada  | able bit  | W = Writable I   | oit            | U = Unimpleme                          | ented bit, read       | l as '0'           |                        |  |  |  |
| -n = Value | at POR  | '1' = Bit is set   |                | '0' = Bit is clear                     | red                   | x = Bit is unkr    | nown                   |  |  |  |
|            |   |  | ,              |  |                       |                    |                        |  |  |  |
| bit 15     |   | o Codec Suppo  |                | 1)<br>htrols the directio              | n of both SCK         | y and frame (a)    | ka IBC) and            |  |  |  |
|            |   |  |                | 1, FRMSYNC = N                         |                       | •                  |                        |  |  |  |
|            | regardles   | s of their actua   | l values       |  | ,                     |                    |                        |  |  |  |
|            |   | tocol is disable   |                |  |                       |                    |                        |  |  |  |
| bit 14     |   |  |                | Read Data Enab                         | le bit                |                    |                        |  |  |  |
|            |   | <ol> <li>Data from RX FIFO is sign-extended</li> <li>Data from RX FIFO is not sign-extended</li> </ol> |                |  |                       |                    |                        |  |  |  |
| bit 13     |   | IGNROV: Ignore Receive Overflow bit  |                |  |                       |                    |                        |  |  |  |
|            | •   |  |                | critical error; duri                   | ng ROV, data          | in the FIFO is r   | not overwritten        |  |  |  |
|            | by the red  | ceive data   |                |  | 0                     |                    |                        |  |  |  |
|            |   | a critical error   | -              | I operation                            |                       |                    |                        |  |  |  |
| bit 12     | •   | ore Transmit Ur  |                |  |                       |                    |                        |  |  |  |
|            |   | SPIxTXB is not   |                | critical error and                     | data indicate         | a by URDIEN        | is transmitted         |  |  |  |
|            |   | a critical error   |                | loperation                             |                       |                    |                        |  |  |  |
| bit 11     | AUDMONO: /  | Audio Data For   | mat Transmit   | bit <sup>(2)</sup>                     |                       |                    |                        |  |  |  |
|            |   | •  | each data wo   | rd is transmitted                      | on both left ar       | nd right channel   | s)                     |  |  |  |
|            | 0 = Audio data  |  |                | (3)                                    |                       |                    |                        |  |  |  |
| bit 10     |   | Insmit Underru   |                |  | nit Lindorrun a       | anditiona          |                        |  |  |  |
|            |   |  |                | ter during Transr<br>Transmit Under    |                       |                    |                        |  |  |  |
| bit 9-8    |   | ]: Audio Protoc  |                |  |                       |                    |                        |  |  |  |
|            | 11 = PCM/DS   |  |                |  |                       |                    |                        |  |  |  |
|            |   |  |                | nctions as if SPIF                     |                       |                    |                        |  |  |  |
|            |   |  |                | tions as if SPIFE<br>f SPIFE = 0, rega |                       |                    | value                  |  |  |  |
| bit 7      |   |  |                | $101 \text{ II } \ge 0, 1098$          |                       |                    |                        |  |  |  |
|            | <b>FRMEN:</b> Framed SPIx Support bit<br>1 = Framed SPIx support is enabled (SSx pin is used as the FSYNC input/output) |  |                |  |                       |                    |                        |  |  |  |
|            |   | Plx support is o   | •              |  |                       | i ouput            |                        |  |  |  |
| Note 1:    | AUDEN can only  | be written whe   | n the SPIEN    | bit = 0.                               |                       |                    |                        |  |  |  |
| 2:         | AUDMONO can o   |  |                |  | only valid for        | AUDEN = 1.         |                        |  |  |  |
| 3:         | URDTEN is only  |  |                |  |                       |                    |                        |  |  |  |
| 4:         | AUDMOD[1:0] ca  |  |                |  |                       |                    |                        |  |  |  |
|            | in PCM/DSP mod  | ae, this module  | functions as i | T = RWSYPW = 1                         | , regardless o        | t its actual value | e.                     |  |  |  |

# REGISTER 16-2: SPIxCON1H: SPIx CONTROL REGISTER 1 HIGH

## REGISTER 16-2: SPIxCON1H: SPIx CONTROL REGISTER 1 HIGH (CONTINUED)

| bit 6   | FRMSYNC: Frame Sync Pulse Direction Control bit  |
|---------|--|
|         | <ul> <li>1 = Frame Sync pulse input (Slave)</li> <li>0 = Frame Sync pulse output (Master)</li> </ul>   |
| bit 5   | FRMPOL: Frame Sync/Slave Select Polarity bit   |
|         | <ul> <li>1 = Frame Sync pulse/Slave select is active-high</li> <li>0 = Frame Sync pulse/Slave select is active-low</li> </ul>  |
| bit 4   | MSSEN: Master Mode Slave Select Enable bit   |
|         | <ul> <li>SPIx Slave select support is enabled with polarity determined by FRMPOL (SSx pin is automatically driven during transmission in Master mode)</li> <li>Slave select SPIx support is disabled (SSx pin will be controlled by port I/O)</li> </ul> |
| bit 3   | FRMSYPW: Frame Sync Pulse-Width bit  |
|         | <ul> <li>1 = Frame Sync pulse is one serial word length wide (as defined by MODE[32,16]/WLENGTH[4:0])</li> <li>0 = Frame Sync pulse is one clock (SCKx) wide</li> </ul>  |
| bit 2-0 | FRMCNT[2:0]: Frame Sync Pulse Counter bits   |
|         | Controls the number of serial words transmitted per Sync pulse.<br>111 = Reserved<br>110 = Reserved  |
|         | 101 = Generates a Frame Sync pulse on every 32 serial words<br>100 = Generates a Frame Sync pulse on every 16 serial words   |
|         | 011 = Generates a Frame Sync pulse on every 8 serial words   |
|         | 010 = Generates a Frame Sync pulse on every 4 serial words   |
|         | <ul><li>001 = Generates a Frame Sync pulse on every 2 serial words (value used by audio protocols)</li><li>000 = Generates a Frame Sync pulse on each serial word</li></ul>  |

- **Note 1:** AUDEN can only be written when the SPIEN bit = 0.
  - **2**: AUDMONO can only be written when the SPIEN bit = 0 and is only valid for AUDEN = 1.
  - **3:** URDTEN is only valid when IGNTUR = 1.
  - **4:** AUDMOD[1:0] can only be written when the SPIEN bit = 0 and is only valid when AUDEN = 1. When NOT in PCM/DSP mode, this module functions as if FRMSYPW = 1, regardless of its actual value.

## REGISTER 16-3: SPIxCON2L: SPIx CONTROL REGISTER 2 LOW

| U-0  | U-0                                    | U-0               | U-0             | U-0                 | U-0                        | U-0             | U-0     |
|--|--|-------------------|-----------------|---------------------|----------------------------|-----------------|---------|
|  | _                                      |                   | —               | _                   | —                          | —               | _       |
| bit 15   |  |                   |                 |                     |                            |                 | bit 8   |
|  |  |                   |                 |                     |                            |                 |         |
| U-0  | U-0                                    | U-0               | R/W-0           | R/W-0               | R/W-0                      | R/W-0           | R/W-0   |
| 0-0  | 0-0                                    | 0-0               | 10,00-0         |                     |                            |                 | 10,00-0 |
|  | _                                      | —                 |                 | VV                  | 'LENGTH[4:0] <sup>(1</sup> | ·,-/            |         |
| bit 7  |  |                   |                 |                     |                            |                 | bit 0   |
|  |  |                   |                 |                     |                            |                 |         |
| Legend:  |  |                   |                 |                     |                            |                 |         |
| R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' |  |                   |                 |                     |                            | as '0'          |         |
| -n = Value a   | at POR                                 | '1' = Bit is se   | t               | '0' = Bit is clea   | red                        | x = Bit is unkn | own     |
|  |  |                   |                 |                     |                            |                 |         |
| bit 15-5   | Unimplome                              | ented: Read as    | ' <b>∩'</b>     |                     |                            |                 |         |
|  | =                                      |                   |                 | to (1.2)            |                            |                 |         |
| bit 4-0  | -                                      | [4:0]: Variable \ | vora Length bi  | (S <sup>(1)</sup> ) |                            |                 |         |
|  | 11111 = 32                             |                   |                 |                     |                            |                 |         |
|  | 11110 = 31                             |                   |                 |                     |                            |                 |         |
|  | 11101 <b>= 30</b><br>11100 <b>= 29</b> |                   |                 |                     |                            |                 |         |
|  | 1100 <b>- 29</b><br>11011 <b>- 28</b>  |                   |                 |                     |                            |                 |         |
|  | 11011 = 23                             |                   |                 |                     |                            |                 |         |
|  | 11001 = 26                             |                   |                 |                     |                            |                 |         |
|  | 11000 = 25                             |                   |                 |                     |                            |                 |         |
|  | 10111 <b>= 24</b>                      |                   |                 |                     |                            |                 |         |
|  | 10110 <b>= 23</b>                      |                   |                 |                     |                            |                 |         |
|  | 10101 <b>= 22</b>                      | -bit data         |                 |                     |                            |                 |         |
|  | 10100 <b>= 21</b>                      | -bit data         |                 |                     |                            |                 |         |
|  | 10011 <b>= 20</b>                      |                   |                 |                     |                            |                 |         |
|  | 10010 <b>= 19</b>                      |                   |                 |                     |                            |                 |         |
|  | 10001 = 18                             |                   |                 |                     |                            |                 |         |
|  | 10000 = 17                             |                   |                 |                     |                            |                 |         |
|  | 01111 = 16                             |                   |                 |                     |                            |                 |         |
|  | 01110 = <b>15</b><br>01101 = <b>14</b> |                   |                 |                     |                            |                 |         |
|  | 01101 <b>= 14</b><br>01100 <b>= 13</b> |                   |                 |                     |                            |                 |         |
|  | 01011 = 12                             |                   |                 |                     |                            |                 |         |
|  | 01010 = <b>11</b> .                    |                   |                 |                     |                            |                 |         |
|  | 01001 = 10                             |                   |                 |                     |                            |                 |         |
|  | 01000 <b>= 9-</b> k                    |                   |                 |                     |                            |                 |         |
|  | 00111 <b>= 8-</b> k                    | oit data          |                 |                     |                            |                 |         |
|  | 00110 <b>= 7-</b> k                    | oit data          |                 |                     |                            |                 |         |
|  | 00101 <b>= 6-</b> k                    |                   |                 |                     |                            |                 |         |
|  | 00100 <b>= 5-k</b>                     | oit data          |                 |                     |                            |                 |         |
|  | 00011 <b>= 4-</b> k                    |                   |                 |                     |                            |                 |         |
|  | 00010 = <b>3</b> -k                    |                   |                 |                     |                            |                 |         |
|  | 00001 = 2-k                            |                   |                 |                     |                            |                 |         |
|  | 00000 <b>= Se</b>                      | e MODE[32,16      | j bits in SPIxC | JN1L[11:10]         |                            |                 |         |

- **Note 1:** These bits are effective when AUDEN = 0 only.
  - 2: Varying the length by changing these bits does not affect the depth of the TX/RX FIFO.

| U-0    | U-0 | U-0 | HS/R/C-0 | HSC/R-0 | U-0 | U-0 | HSC/R-0               |
|--------|-----|-----|----------|---------|-----|-----|-----------------------|
| —      | —   | —   | FRMERR   | SPIBUSY | —   | —   | SPITUR <sup>(1)</sup> |
| bit 15 |     |     |          |         |     |     | bit 8                 |

| HSC/R-0 | HS/R/C-0 | HSC/R-1 | U-0 | HSC/R-1 | U-0 | HSC/R-0 | HSC/R-0 |
|---------|----------|---------|-----|---------|-----|---------|---------|
| SRMT    | SPIROV   | SPIRBE  | —   | SPITBE  | —   | SPITBF  | SPIRBF  |
| bit 7   |          |         |     |         |     |         | bit 0   |

| Legend:           | nd: C = Clearable bit |                             | U = Unimplemented, read as '0' |  |  |  |
|-------------------|-----------------------|-----------------------------|--------------------------------|--|--|--|
| R = Readable bit  | W = Writable bit      | HSC = Hardware Settable/Cle | earable bit                    |  |  |  |
| -n = Value at POR | '1' = Bit is set      | '0' = Bit is cleared        | HS = Hardware Settable bit     |  |  |  |

| bit 15-13 | Unimplemented: Read as '0'  |
|-----------|---|
| bit 12    | FRMERR: SPIx Frame Error Status bit   |
|           | 1 = Frame error is detected   |
|           | 0 = No frame error is detected  |
| bit 11    | SPIBUSY: SPIx Activity Status bit   |
|           | <ul><li>1 = Module is currently busy with some transactions</li><li>0 = No ongoing transactions (at time of read)</li></ul>   |
| bit 10-9  | Unimplemented: Read as '0'  |
| bit 8     | SPITUR: SPIx Transmit Underrun Status bit <sup>(1)</sup>  |
|           | <ul> <li>1 = Transmit buffer has encountered a Transmit Underrun condition</li> <li>0 = Transmit buffer does not have a Transmit Underrun condition</li> </ul>        |
| bit 7     | SRMT: Shift Register Empty Status bit   |
|           | <ul> <li>1 = No current or pending transactions (i.e., neither SPIxTXB or SPIxTXSR contains data to transmit)</li> <li>0 = Current or pending transactions</li> </ul> |
| bit 6     | SPIROV: SPIx Receive Overflow Status bit  |
|           | <ul> <li>1 = A new byte/half-word/word has been completely received when the SPIxRXB was full</li> <li>0 = No overflow</li> </ul>                                     |
| bit 5     | SPIRBE: SPIx RX Buffer Empty Status bit   |
|           | 1 = RX buffer is empty<br>0 = RX buffer is not empty  |
|           | Standard Buffer Mode:   |
|           | Automatically set in hardware when SPIxBUF is read from, reading SPIxRXB. Automatically cleared in hardware when SPIx transfers data from SPIxRXSR to SPIxRXB.        |
|           | Enhanced Buffer Mode:<br>Indicates RXELM[5:0] = 000000.   |
| bit 4     | Unimplemented: Read as '0'  |
|           |   |

**Note 1:** SPITUR is cleared when SPIEN = 0. When IGNTUR = 1, SPITUR provides dynamic status of the Transmit Underrun condition, but does not stop RX/TX operation and does not need to be cleared by software.

## REGISTER 16-4: SPIx STATL: SPIx STATUS REGISTER LOW (CONTINUED)

- bit 3 SPITBE: SPIx Transmit Buffer Empty Status bit 1 = SPIxTXB is empty 0 = SPIxTXB is not empty Standard Buffer Mode: Automatically set in hardware when SPIx transfers data from SPIxTXB to SPIxTXSR. Automatically cleared in hardware when SPIxBUF is written, loading SPIxTXB. Enhanced Buffer Mode: Indicates TXELM[5:0] = 000000. bit 2 Unimplemented: Read as '0' bit 1 SPITBF: SPIx Transmit Buffer Full Status bit 1 = SPIxTXB is full 0 = SPIxTXB not full Standard Buffer Mode: Automatically set in hardware when SPIxBUF is written, loading SPIxTXB. Automatically cleared in hardware when SPIx transfers data from SPIxTXB to SPIxTXSR. Enhanced Buffer Mode: Indicates TXELM[5:0] = 111111. SPIRBF: SPIx Receive Buffer Full Status bit bit 0 1 = SPIxRXB is full 0 = SPIxRXB is not full Standard Buffer Mode: Automatically set in hardware when SPIx transfers data from SPIxRXSR to SPIxRXB. Automatically cleared in hardware when SPIxBUF is read from, reading SPIxRXB. Enhanced Buffer Mode: Indicates RXELM[5:0] = 111111.
- **Note 1:** SPITUR is cleared when SPIEN = 0. When IGNTUR = 1, SPITUR provides dynamic status of the Transmit Underrun condition, but does not stop RX/TX operation and does not need to be cleared by software.

| REGISTER 16-5: SPIXSTATH: SPIX STATUS REGISTER HIGH | REGISTER 16-5: | SPIxSTATH: SPIx STATUS REGISTER HIGH |
|---|----------------|--------------------------------------|
|---|----------------|--------------------------------------|

| U-0    | U-0 | HSC/R-0               | HSC/R-0               | HSC/R-0               | HSC/R-0 | HSC/R-0 | HSC/R-0 |
|--------|-----|-----------------------|-----------------------|-----------------------|---------|---------|---------|
|        |     | RXELM5 <sup>(3)</sup> | RXELM4 <sup>(2)</sup> | RXELM3 <sup>(1)</sup> | RXELM2  | RXELM1  | RXELM0  |
| bit 15 |     |                       |                       |                       |         |         | bit 8   |

| U-0   | U-0 | HSC/R-0               | HSC/R-0               | HSC/R-0               | HSC/R-0 | HSC/R-0 | HSC/R-0 |
|-------|-----|-----------------------|-----------------------|-----------------------|---------|---------|---------|
| —     | —   | TXELM5 <sup>(3)</sup> | TXELM4 <sup>(2)</sup> | TXELM3 <sup>(1)</sup> | TXELM2  | TXELM1  | TXELM0  |
| bit 7 |     |                       |                       |                       |         |         | bit 0   |

| Legend:           | HSC = Hardware Settable/Clearable bit |                             |                    |  |  |
|-------------------|---------------------------------------|-----------------------------|--------------------|--|--|
| R = Readable bit  | W = Writable bit                      | U = Unimplemented bit, read | d as '0'           |  |  |
| -n = Value at POR | '1' = Bit is set                      | '0' = Bit is cleared        | x = Bit is unknown |  |  |

bit 15-14 Unimplemented: Read as '0'

bit 13-8 **RXELM[5:0]:** Receive Buffer Element Count bits (valid in Enhanced Buffer mode)<sup>(1,2,3)</sup>

bit 7-6 Unimplemented: Read as '0'

bit 5-0 **TXELM[5:0]:** Transmit Buffer Element Count bits (valid in Enhanced Buffer mode)<sup>(1,2,3)</sup>

**Note 1:** RXELM3 and TXELM3 bits are only present when FIFODEPTH = 8 or higher.

2: RXELM4 and TXELM4 bits are only present when FIFODEPTH = 16 or higher.

3: RXELM5 and TXELM5 bits are only present when FIFODEPTH = 32.

| U-0           | U-0  | U-0  | R/W-0                                | R/W-0             | U-0            | U-0             | R/W-0    |  |  |  |
|---------------|--|--|--------------------------------------|-------------------|----------------|-----------------|----------|--|--|--|
| _             | _  |  | FRMERREN                             | BUSYEN            | _              | _               | SPITUREN |  |  |  |
| bit 15        |  |  |                                      |                   |                |                 | bit      |  |  |  |
|               |  |  |                                      |                   |                |                 |          |  |  |  |
| R/W-0         | R/W-0  | R/W-0  | U-0                                  | R/W-0             | U-0            | R/W-0           | R/W-0    |  |  |  |
| SRMTEN        | SPIROVEN   | SPIRBEN  | —                                    | SPITBEN           | _              | SPITBFEN        | SPIRBFEN |  |  |  |
| bit 7         |  |  |                                      |                   |                |                 | bit      |  |  |  |
| Legend:       |  |  |                                      |                   |                |                 |          |  |  |  |
| R = Readabl   | le bit   | W = Writable                                     | bit                                  | U = Unimplem      | ented bit, rea | d as '0'        |          |  |  |  |
| -n = Value at | POR  | '1' = Bit is set                                 |                                      | '0' = Bit is clea | red            | x = Bit is unkr | nown     |  |  |  |
| bit 15-13     | Unimplement  | ted. Dood oo '                                   | o'                                   |                   |                |                 |          |  |  |  |
| bit 12        | -  | ted: Read as '<br>Enable Interru                 | ∪<br>ipt Events via Fl               | DMEDD hit         |                |                 |          |  |  |  |
|               |  |  | in interrupt ever                    |                   |                |                 |          |  |  |  |
|               |  |  | nerate an interr                     |                   |                |                 |          |  |  |  |
| bit 11        | BUSYEN: Ena  | able Interrupt I                                 | Events via SPIB                      | USY bit           |                |                 |          |  |  |  |
|               |  |  | interrupt event<br>erate an interrup | at avant          |                |                 |          |  |  |  |
| bit 10-9      |  | •  |                                      | i eveni           |                |                 |          |  |  |  |
| bit 8         | Unimplemented: Read as '0'<br>SPITUREN: Enable Interrupt Events via SPITUR bit |  |                                      |                   |                |                 |          |  |  |  |
|               | 1 = Transmit Underrun (TUR) generates an interrupt event                       |  |                                      |                   |                |                 |          |  |  |  |
|               |  |  | not generate a                       |                   | it             |                 |          |  |  |  |
| bit 7         | SRMTEN: Enable Interrupt Events via SRMT bit                                   |  |                                      |                   |                |                 |          |  |  |  |
|               |  |  | RMT) generates<br>es not generate    |                   |                |                 |          |  |  |  |
| bit 6         | SPIROVEN: Enable Interrupt Events via SPIROV bit                               |  |                                      |                   |                |                 |          |  |  |  |
|               |  |  | (ROV) generate<br>does not genera    | •                 |                |                 |          |  |  |  |
| bit 5         |  |  | Events via SPIF                      | -                 |                |                 |          |  |  |  |
|               |  |  | enerates an inte<br>pes not generate |                   | vent           |                 |          |  |  |  |
| bit 4         | Unimplement  | ted: Read as '                                   | 0'                                   |                   |                |                 |          |  |  |  |
| bit 3         | SPITBEN: En  | able Interrupt                                   | Events via SPIT                      | BE bit            |                |                 |          |  |  |  |
|               |  |  | oty generates ar<br>oty does not ger | •                 |                |                 |          |  |  |  |
| bit 2         | Unimplement  | ted: Read as '                                   | 0'                                   |                   |                |                 |          |  |  |  |
| bit 1         | SPITBFEN: E  | SPITBFEN: Enable Interrupt Events via SPITBF bit |                                      |                   |                |                 |          |  |  |  |
|               |  |  | generates an in<br>does not genera   |                   | event          |                 |          |  |  |  |
| bit 0         |  |  | t Events via SP                      | -                 |                |                 |          |  |  |  |
|               |  |  | enerates an inte                     |                   |                |                 |          |  |  |  |
|               | 0 = SPIx rece  | -  |                                      |                   |                |                 |          |  |  |  |

# REGISTER 16-6: SPIxIMSKL: SPIx INTERRUPT MASK REGISTER LOW

|                                    |                          |   | -                            |                         |                         |                       |                       |  |  |
|------------------------------------|--------------------------|---|------------------------------|-------------------------|-------------------------|-----------------------|-----------------------|--|--|
| R/W-0                              | U-0                      | R/W-0   | R/W-0                        | R/W-0                   | R/W-0                   | R/W-0                 | R/W-0                 |  |  |
| RXWIEN                             | v —                      | RXMSK5 <sup>(1)</sup>   | RXMSK4 <sup>(1,4)</sup>      | RXMSK3 <sup>(1,3)</sup> | RXMSK2 <sup>(1,2)</sup> | RXMSK1 <sup>(1)</sup> | RXMSK0 <sup>(1)</sup> |  |  |
| bit 15                             |                          |   |                              |                         |                         |                       | bit 8                 |  |  |
|                                    |                          |   |                              |                         |                         |                       |                       |  |  |
| R/W-0                              | U-0                      | R/W-0   | R/W-0                        | R/W-0                   | R/W-0                   | R/W-0                 | R/W-0                 |  |  |
| TXWIEN                             | - I                      | TXMSK5 <sup>(1)</sup>   | TXMSK4 <sup>(1,4)</sup>      | TXMSK3 <sup>(1,3)</sup> | TXMSK2 <sup>(1,2)</sup> | TXMSK1 <sup>(1)</sup> | TXMSK0 <sup>(1)</sup> |  |  |
| bit 7                              |                          |   |                              |                         |                         |                       | bit C                 |  |  |
|                                    |                          |   |                              |                         |                         |                       |                       |  |  |
| Legend:                            |                          |   |                              |                         |                         |                       |                       |  |  |
| R = Reada                          | ıble bit                 | W = Writable  | bit                          | •                       | ented bit, read         | as '0'                |                       |  |  |
| -n = Value at POR '1' = Bit is set |                          |   |                              | '0' = Bit is clea       | ared                    | x = Bit is unkn       | own                   |  |  |
| bit 14                             | 0 = Disable              | s receive buffer e<br>es receive buffer e<br><b>ented:</b> Read as '( | element waterm               | •                       | IEN RXINSK[5:0          | J] ≤ RXELM[5:0        | ו                     |  |  |
| bit 13-8                           | RXMSK[5:                 | 0]: RX Buffer Mas   | sk bits <sup>(1,2,3,4)</sup> |                         |                         |                       |                       |  |  |
|                                    |                          | its; used in conjur   |                              |                         |                         |                       |                       |  |  |
| bit 7                              |                          | TXWIEN: Transmit Watermark Interrupt Enable bit                       |                              |                         |                         |                       |                       |  |  |
|                                    | 00                       | s transmit buffer e   |                              |                         | hen TXMSK[5:            | 0] = TXELM[5:         | 0]                    |  |  |
| bit 6                              | Unimplem                 | ented: Read as '  | )'                           |                         |                         |                       |                       |  |  |
| bit 5-0                            | TXMSK[5:                 | 0]: TX Buffer Mas   | k bits <sup>(1,2,3,4)</sup>  |                         |                         |                       |                       |  |  |
|                                    | TX mask b                | its; used in conjur   | nction with the T            | TXWIEN bit.             |                         |                       |                       |  |  |
|                                    | Mask values h this case. | igher than FIFOD  | EPTH are not                 | valid. The mod          | ule will not trig       | ger a match fo        | r any value in        |  |  |
| 2.                                 |                          | TXMSK2 hits are   | only present wh              |                         | H = 8 or higher         | -                     |                       |  |  |

## REGISTER 16-7: SPIxIMSKH: SPIx INTERRUPT MASK REGISTER HIGH

- **2**: RXMSK2 and TXMSK2 bits are only present when FIFODEPTH = 8 or higher.
- 3: RXMSK3 and TXMSK3 bits are only present when FIFODEPTH = 16 or higher.
- 4: RXMSK4 and TXMSK4 bits are only present when FIFODEPTH = 32.

# dsPIC33CK64MP105 FAMILY



#### FIGURE 16-3: SPIX MASTER/SLAVE CONNECTION (STANDARD MODE)

User must write transmit data to read the received data from SPIxBUF. The SPIxTXB and SPIxRXB registers are memory-mapped to SPIxBUF.



#### FIGURE 16-5: SPIX MASTER, FRAME MASTER CONNECTION DIAGRAM



# dsPIC33CK64MP105 FAMILY



## FIGURE 16-7: SPIx SLAVE, FRAME MASTER CONNECTION DIAGRAM



## FIGURE 16-8: SPIX SLAVE, FRAME SLAVE CONNECTION DIAGRAM



# EQUATION 16-1: RELATIONSHIP BETWEEN DEVICE AND SPIX CLOCK SPEED

$$Baud Rate = \frac{FP}{(2 * (SPIxBRG + 1))}$$

Where:

FP is the Peripheral Bus Clock Frequency.
# 17.0 INTER-INTEGRATED CIRCUIT (I<sup>2</sup>C)

Note 1: This data sheet summarizes the features of the dsPIC33CK64MP105 family of devices. It is not intended to be a comprehensive reference source. For more information, refer to "Inter-Integrated Circuit (I<sup>2</sup>C)" (www.microchip.com/DS70000195) in the "dsPIC33/PIC24 Family Reference Manual".

The Inter-Integrated Circuit  $(l^2C)$  module is a serial interface useful for communicating with other peripheral or microcontroller devices. These peripheral devices may be serial EEPROMs, display drivers, A/D Converters, etc.

The I<sup>2</sup>C module supports these features:

- Independent Master and Slave Logic
- · 7-Bit and 10-Bit Device Addresses
- General Call Address as Defined in the I<sup>2</sup>C Protocol
- Clock Stretching to Provide Delays for the Processor to Respond to a Slave Data Request
- Both 100 kHz and 400 kHz Bus Specifications
- Configurable Address Masking
- Multi-Master modes to Prevent Loss of Messages
   in Arbitration
- Bus Repeater mode, Allowing the Acceptance of All Messages as a Slave, regardless of the Address
- Automatic SCL
- A block diagram of the module is shown in Figure 17-1.

#### 17.1 Communicating as a Master in a Single Master Environment

The details of sending a message in Master mode depends on the communication protocol for the device being communicated with. Typically, the sequence of events is as follows:

- 1. Assert a Start condition on SDAx and SCLx.
- 2. Send the I<sup>2</sup>C device address byte to the Slave with a write indication.
- 3. Wait for and verify an Acknowledge from the Slave.
- 4. Send the first data byte (sometimes known as the command) to the Slave.
- 5. Wait for and verify an Acknowledge from the Slave.
- 6. Send the serial memory address low byte to the Slave.
- 7. Repeat Steps 4 and 5 until all data bytes are sent.
- 8. Assert a Repeated Start condition on SDAx and SCLx.
- 9. Send the device address byte to the Slave with a read indication.
- 10. Wait for and verify an Acknowledge from the Slave.
- 11. Enable Master reception to receive serial memory data.
- 12. Generate an ACK or NACK condition at the end of a received byte of data.
- 13. Generate a Stop condition on SDAx and SCLx.

## dsPIC33CK64MP105 FAMILY





#### 17.2 Setting Baud Rate When Operating as a Bus Master

To compute the Baud Rate Generator reload value, use Equation 17-1.

#### EQUATION 17-1: COMPUTING BAUD RATE RELOAD VALUE<sup>(1,2,3,4)</sup>

 $I2CxBRG = ((1/FSCL - Delay) \bullet FP/2) - 2$ 

**Note 1:** Based on FP = Fosc/2.

- 2: These clock rate values are for guidance only. The actual clock rate can be affected by various system-level parameters. The actual clock rate should be measured in its intended application.
- **3:** Typical value of delay varies from 110 ns to 150 ns.
- 4: I2CxBRG values of 0 to 3 are expressly forbidden. The user should never program the I2CxBRG with a value of 0x0, 0x1, 0x2 or 0x3 as indeterminate results may occur.

#### 17.3 Slave Address Masking

The I2CxMSK register (Register 17-4) designates address bit positions as "don't care" for both 7-Bit and 10-Bit Addressing modes. Setting a particular bit location (= 1) in the I2CxMSK register causes the Slave module to respond, whether the corresponding address bit value is a '0' or a '1'. For example, when I2CxMSK is set to '0010000000', the Slave module will detect both addresses, '000000000' and '001000000'.

To enable address masking, the Intelligent Peripheral Management Interface (IPMI) must be disabled by clearing the STRICT bit (I2CxCONL[11]).

**Note:** As a result of changes in the I<sup>2</sup>C protocol, the addresses in Table 17-2 are reserved and will not be Acknowledged in Slave mode. This includes any address mask settings that include any of these addresses.

| Fcy     | Fact    | l2CxB   | RG Value    |
|---------|---------|---------|-------------|
| FCY     | FSCL    | Decimal | Hexadecimal |
| 100 MHz | 1 MHz   | 41 29   |             |
| 100 MHz | 400 kHz | 116     | 74          |
| 100 MHz | 100 kHz | 491     | 1EB         |
| 80 MHz  | 1 MHz   | 32      | 20          |
| 80 MHz  | 400 kHz | 92      | 5C          |
| 80 MHz  | 100 kHz | 392     | 188         |
| 60 MHz  | 1 MHz   | 24      | 18          |
| 60 MHz  | 400 kHz | 69      | 45          |
| 60 MHz  | 100 kHz | 294     | 126         |
| 40 MHz  | 1 MHz   | 15      | 0F          |
| 40 MHz  | 400 kHz | 45      | 2D          |
| 40 MHz  | 100 kHz | 195     | C3          |
| 20 MHz  | 1 MHz   | 7       | 7           |
| 20 MHz  | 400 kHz | 22      | 16          |
| 20 MHz  | 100 kHz | 97      | 61          |

#### TABLE 17-1: I2Cx CLOCK RATES<sup>(1,2)</sup>

**Note 1:** Based on FP = Fosc/2.

**2:** These clock rate values are for guidance only. The actual clock rate can be affected by various system-level parameters. The actual clock rate should be measured in its intended application.

|  | TABLE 17-2: | I2Cx RESERVED ADDRESSES <sup>(1)</sup> |
|--|-------------|--|
|--|-------------|--|

| Slave Address | R/W Bit | Description                            |  |  |  |
|---------------|---------|--|--|--|--|
| 0000 000      | 0       | General Call Address <sup>(2)</sup>    |  |  |  |
| 0000 000      | 1       | Start Byte                             |  |  |  |
| 0000 001      | х       | Cbus Address                           |  |  |  |
| 0000 01x      | х       | served                                 |  |  |  |
| 0000 1xx      | x       | HS Mode Master Code                    |  |  |  |
| 1111 Oxx      | х       | 10-Bit Slave Upper Byte <sup>(3)</sup> |  |  |  |
| 1111 1xx      | х       | Reserved                               |  |  |  |

Note 1: The address bits listed here will never cause an address match independent of address mask settings.

2: This address will be Acknowledged only if GCEN = 1.

3: A match on this address can only occur on the upper byte in 10-Bit Addressing mode.

### 17.4 I<sup>2</sup>C Control/Status Registers

#### REGISTER 17-1: I2CxCONL: I2Cx CONTROL REGISTER LOW

| R/W-0  | U-0   | HC/R/W-0 | R/W-1                 | R/W-0    | R/W-0    | R/W-0    | R/W-0               |
|--------|-------|----------|-----------------------|----------|----------|----------|---------------------|
| I2CEN  | —     | I2CSIDL  | SCLREL <sup>(1)</sup> | STRICT   | A10M     | DISSLW   | SMEN <sup>(3)</sup> |
| bit 15 |       |          |                       |          |          |          | bit 8               |
|        |       |          |                       |          |          |          |                     |
| R/W-0  | R/W-0 | R/W-0    | HC/R/W-0              | HC/R/W-0 | HC/R/W-0 | HC/R/W-0 | HC/R/W-0            |
| GCEN   | STREN | ACKDT    | ACKEN                 | RCEN     | PEN      | RSEN     | SEN                 |
| bit 7  |       | •        | •                     |          |          |          | bit 0               |
|        |       |          |                       |          |          |          |                     |
|        |       |          |                       |          |          |          |                     |

| Legend:           | HC = Hardware Clearable bit |                                    |                    |  |  |
|-------------------|-----------------------------|------------------------------------|--------------------|--|--|
| R = Readable bit  | W = Writable bit            | U = Unimplemented bit, read as '0' |                    |  |  |
| -n = Value at POR | '1' = Bit is set            | '0' = Bit is cleared               | x = Bit is unknown |  |  |

| bit 15  | I2CEN: I2Cx Enable bit (writable from software only)   |
|---------|--|
|         | 1 = Enables the I2Cx module, and configures the SDAx and SCLx pins as serial port pins   |
|         | 0 = Disables the I2Cx module; all I <sup>2</sup> C pins are controlled by port functions   |
| bit 14  | Unimplemented: Read as '0'   |
| bit 13  | I2CSIDL: I2Cx Stop in Idle Mode bit  |
|         | 1 = Discontinues module operation when device enters Idle mode   |
|         | 0 = Continues module operation in Idle mode  |
| bit 12  | SCLREL: SCLx Release Control bit (I <sup>2</sup> C Slave mode only) <sup>(1)</sup>   |
|         | 1 = Releases the SCLx clock  |
|         | 0 = Holds the SCLx clock low (clock stretch)   |
|         | $If STREN = 1:^{(2)}$  |
|         | User software may write '0' to initiate a clock stretch and write '1' to release the clock. Hardware clears  |
|         | at the beginning of every Slave data byte transmission. Hardware clears at the end of every Slave address byte reception. Hardware clears at the end of every Slave data byte reception. |
|         |  |
|         | If STREN = 0:<br>User software may only write '1' to release the clock. Hardware clears at the beginning of every Slave  |
|         | data byte transmission. Hardware clears at the end of every Slave address byte reception.  |
| bit 11  | STRICT: I2Cx Strict Reserved Address Rule Enable bit   |
|         | 1 = Strict reserved addressing is enforced; for reserved addresses, refer to Table 17-2.   |
|         | (In Slave Mode) – The device doesn't respond to reserved address space and addresses falling in  |
|         | that category are NACKed.<br>(In Master Mode) – The device is allowed to generate addresses with reserved address space.   |
|         | 0 = Reserved addressing would be Acknowledged.   |
|         | (In Slave Mode) – The device will respond to an address falling in the reserved address space.   |
|         | When there is a match with any of the reserved addresses, the device will generate an ACK.   |
|         | (In Master Mode) – Reserved.   |
| bit 10  | A10M: 10-Bit Slave Address Flag bit  |
|         | 1 = I2CxADD is a 10-bit Slave address  |
|         | 0 = I2CxADD is a 7-bit Slave address   |
| Note 1: | Automatically cleared to '0' at the beginning of Slave transmission; automatically cleared to '0' at the end   |
|         | of Slave reception.  |
| 2:      | Automatically cleared to '0' at the beginning of Slave transmission.   |

3: The SMB3EN Configuration bit (FDEVOPT[10]) selects between normal and SMBus 3.0 levels.

#### REGISTER 17-1: I2CxCONL: I2Cx CONTROL REGISTER LOW (CONTINUED)

| bit 9  | DISSLW: Slew Rate Control Disable bit   |
|--------|---|
|        | <ul> <li>1 = Slew rate control is disabled for Standard Speed mode (100 kHz, also disabled for 1 MHz mode)</li> <li>0 = Slew rate control is enabled for High-Speed mode (400 kHz)</li> </ul>   |
| bit 8  | SMEN: SMBus Input Levels Enable bit <sup>(3)</sup>  |
|        | <ul> <li>1 = Enables input logic so thresholds are compliant with the SMBus specification</li> <li>0 = Disables SMBus-specific inputs</li> </ul>  |
| bit 7  | GCEN: General Call Enable bit (I <sup>2</sup> C Slave mode only)  |
|        | <ul> <li>1 = Enables interrupt when a general call address is received in I2CxRSR; module is enabled for reception</li> <li>0 = General call address is disabled.</li> </ul>  |
| bit 6  | STREN: SCLx Clock Stretch Enable bit  |
|        | In I <sup>2</sup> C Slave mode only; used in conjunction with the SCLREL bit.<br>1 = Enables clock stretching<br>0 = Disables clock stretching  |
| bit 5  | ACKDT: Acknowledge Data bit   |
|        | In I <sup>2</sup> C Master mode during Master Receive mode. The value that will be transmitted when the user initiates an Acknowledge sequence at the end of a receive.<br>In I <sup>2</sup> C Slave mode when AHEN = 1 or DHEN = 1. The value that the Slave will transmit when it initiates |
|        | an Acknowledge sequence at the end of an address or data reception.<br>1 = NACK is sent<br>0 = ACK is sent  |
| bit 4  | ACKEN: Acknowledge Sequence Enable bit  |
|        | In I <sup>2</sup> C Master mode only; applicable during Master Receive mode.<br>1 = Initiates Acknowledge sequence on SDAx and SCLx pins, and transmits ACKDT data bit<br>0 = Acknowledge sequence is Idle  |
| bit 3  | <b>RCEN:</b> Receive Enable bit (I <sup>2</sup> C Master mode only)   |
|        | <ul> <li>1 = Enables Receive mode for I<sup>2</sup>C; automatically cleared by hardware at end of 8-bit receive data byte</li> <li>0 = Receive sequence is not in progress</li> </ul>   |
| bit 2  | PEN: Stop Condition Enable bit (I <sup>2</sup> C Master mode only)  |
|        | <ul> <li>1 = Initiates Stop condition on SDAx and SCLx pins</li> <li>0 = Stop condition is Idle</li> </ul>  |
| bit 1  | <b>RSEN:</b> Restart Condition Enable bit (I <sup>2</sup> C Master mode only)   |
|        | <ul> <li>1 = Initiates Restart condition on SDAx and SCLx pins</li> <li>0 = Restart condition is Idle</li> </ul>  |
| bit 0  | SEN: Start Condition Enable bit (I <sup>2</sup> C Master mode only)   |
|        | <ul> <li>1 = Initiates Start condition on SDAx and SCLx pins</li> <li>0 = Start condition is Idle</li> </ul>  |
| Note 1 | Automatically cleared to $(0)$ at the beginning of Slave transmission: automatically cleared to $(0)$ at the end  |

- Note 1: Automatically cleared to '0' at the beginning of Slave transmission; automatically cleared to '0' at the end of Slave reception.
  - **2:** Automatically cleared to '0' at the beginning of Slave transmission.
  - 3: The SMB3EN Configuration bit (FDEVOPT[10]) selects between normal and SMBus 3.0 levels.

#### REGISTER 17-2: I2CxCONH: I2Cx CONTROL REGISTER HIGH

| REGISTER 17-2: I2CxCONH: I2Cx CONTROL REGISTER HIGH |  |                  |                                  |                                     |                 |                  |             |  |
|---|--|------------------|----------------------------------|-------------------------------------|-----------------|------------------|-------------|--|
| U-0   | U-0  | U-0              | U-0                              | U-0                                 | U-0             | U-0              | U-0         |  |
|   |  |                  | —                                |                                     |                 |                  |             |  |
| bit 15  |  |                  |                                  |                                     |                 |                  | bita        |  |
| U-0   | R/W-0  | R/W-0            | R/W-0                            | R/W-0                               | U-0             | R/W-0            | R/W-0       |  |
| _   | PCIE   | SCIE             | BOEN                             | SDAHT                               | —               | AHEN             | DHEN        |  |
| bit 7   |  |                  |                                  |                                     |                 |                  | bit (       |  |
| Legend:   |  |                  |                                  |                                     |                 |                  |             |  |
| R = Readab  | ole bit  | W = Writable     | bit                              | U = Unimplem                        | ented bit, rea  | d as '0'         |             |  |
| -n = Value a  | at POR   | '1' = Bit is set |                                  | '0' = Bit is clea                   | ared            | x = Bit is unkr  | nown        |  |
| bit 5<br>bit 4                                      | <ul> <li>PCIE: Stop Condition Interrupt Enable bit (I<sup>2</sup>C Slave mode only).</li> <li>1 = Enables interrupt on detection of Stop condition</li> <li>0 = Stop detection interrupts are disabled</li> <li>SCIE: Start Condition Interrupt Enable bit (I<sup>2</sup>C Slave mode only)</li> <li>1 = Enables interrupt on detection of Start or Restart conditions</li> <li>0 = Start detection interrupts are disabled</li> <li>BOEN: Buffer Overwrite Enable bit (I<sup>2</sup>C Slave mode only)</li> <li>1 = I2CxRCV is updated and an ACK is generated for a received address/data byte, ignoring the state of the I2COV bit only if RBF bit = 0</li> </ul> |                  |                                  |                                     |                 |                  |             |  |
| bit 3   | SDAHT: SDA<br>1 = Minimum  |                  | election bit<br>time on SDAx     | after the falling after the falling |                 |                  |             |  |
| bit 2   | Unimplemer   | nted: Read as '  | 0'                               | -                                   |                 |                  |             |  |
| bit 1   | AHEN: Addr   | ess Hold Enabl   | e bit (I <sup>2</sup> C Slave    | e mode only)                        |                 |                  |             |  |
| bit 0   | <ul> <li>1 = Following the 8th falling edge of SCLx for a matching received address byte; SCLREL bit (I2CxCONL[12]) will be cleared and the SCLx will be held low</li> <li>0 = Address holding is disabled</li> <li>DHEN: Data Hold Enable bit (I<sup>2</sup>C Slave mode only)</li> </ul>   |                  |                                  |                                     |                 |                  |             |  |
|   | 1 = Followin<br>bit (I2Cx  |                  | edge of SCLx I<br>SCLx is held I | for a received da                   | ata byte; Slave | e hardware clear | s the SCLRE |  |

| HSC/R-0       | HSC/R-0   | HSC/R-0                           | U-0              | U-0                         | HSC/R/C-0                   | HSC/R-0          | HSC/R-0         |  |
|---------------|---|-----------------------------------|------------------|-----------------------------|-----------------------------|------------------|-----------------|--|
| ACKSTAT       | TRSTAT  | ACKTIM                            | —                | —                           | BCL                         | GCSTAT           | ADD10           |  |
| bit 15        |   |                                   |                  |                             |                             |                  | bit 8           |  |
|               |   |                                   |                  |                             |                             |                  |                 |  |
| HS/R/C-0      | HS/R/C-0  | HSC/R-0                           | HSC/R-0          | HSC/R-0                     | HSC/R-0                     | HSC/R-0          | HSC/R-0         |  |
| IWCOL         | I2COV   | D/Ā                               | Р                | S                           | R/W                         | RBF              | TBF             |  |
| bit 7         |   |                                   |                  |                             |                             |                  | bit 0           |  |
| Legend:       |   | C = Clearable                     | hit              | HSC - Hardy                 | /are Settable/C             | loarablo bit     |                 |  |
| R = Readable  | a hit   | W = Writable                      |                  |                             | nented bit, read            |                  |                 |  |
| -n = Value at |   | '1' = Bit is set                  | Dit              | '0' = Bit is clea           |                             |                  | re Settable bit |  |
|               | FUR   | I – DILISSEL                      |                  |                             | areu                        | по – пагиwa      | le Sellable bil |  |
| bit 15        | ACKSTAT: A  | cknowledge Sta                    | atus bit (update | ed in all Master            | and Slave mod               | des)             |                 |  |
|               |   | edge was not re                   |                  |                             |                             | ,                |                 |  |
|               |   | edge was receiv                   |                  |                             |                             |                  |                 |  |
| bit 14        | TRSTAT: Trai  | nsmit Status bit                  | (when operati    | ng as I <sup>2</sup> C Mast | er; applicable t            | o Master transr  | mit operation)  |  |
|               |   | ansmit is in prog                 |                  | s + ACK)                    |                             |                  |                 |  |
|               |   | ansmit is not in                  |                  | 2                           |                             |                  |                 |  |
| bit 13        |   | knowledge Time                    | •                |                             | • •                         |                  |                 |  |
|               | 1 = Indicates $I^2C$ bus is in an Acknowledge sequence, set on 8th falling edge of SCLx clock   |                                   |                  |                             |                             |                  |                 |  |
| bit 12-11     | <ul> <li>0 = Not an Acknowledge sequence, cleared on 9th rising edge of SCLx clock</li> <li>Unimplemented: Read as '0'</li> </ul>                             |                                   |                  |                             |                             |                  |                 |  |
| bit 10        | •   | Ilision Detect b                  |                  | $n l^2 C$ modulo is         | disabled 12Cl               | EN = 0           |                 |  |
|               |   | lision has been                   | •                |                             |                             | EIN = 0)         |                 |  |
|               |   | ollision has bee                  |                  |                             |                             |                  |                 |  |
| bit 9         | GCSTAT: Ger   | neral Call Statu                  | s bit (cleared a | after Stop detec            | tion)                       |                  |                 |  |
|               | 1 = General o   | call address wa                   | s received       |                             |                             |                  |                 |  |
|               | 0 = General c   | call address wa                   | s not received   |                             |                             |                  |                 |  |
| bit 8         | ADD10: 10-B   | it Address Stat                   | us bit (cleared  | after Stop dete             | ction)                      |                  |                 |  |
|               |   | dress was mate                    |                  |                             |                             |                  |                 |  |
|               |   | dress was not n                   |                  |                             |                             |                  |                 |  |
| bit 7         |   | Write Collision                   |                  | inter failed been           | 120 m                       |                  | ust be cleared  |  |
|               | in softwa   | pt to write to the                |                  | ister falled beca           |                             | buule is busy, m | iust de cleareu |  |
|               | 0 = No collisi  |                                   |                  |                             |                             |                  |                 |  |
| bit 6         | <b>12COV:</b> 12Cx  | Receive Overfl                    | ow Flag bit      |                             |                             |                  |                 |  |
|               | 1 = A byte wa   | as received whi                   | le the I2CxRC    | √ register is still         | holding the pre             | evious byte; I20 | COV is a "don't |  |
|               |   | Transmit mode,                    | must be cleare   | ed in software              |                             |                  |                 |  |
|               | 0 = No overfl   |                                   |                  | 20.01                       |                             |                  |                 |  |
| bit 5         |   | Idress bit (wher                  |                  | ,                           |                             |                  |                 |  |
|               |   | that the last by that the last by |                  |                             | s an address                |                  |                 |  |
| bit 4         | P: I2Cx Stop  | -                                 |                  |                             |                             |                  |                 |  |
|               | •   |                                   | or Stop is deter | ted: cleared wl             | hen the I <sup>2</sup> C mo | dule is disabled | d. I2CEN = ∩    |  |
|               | Updated when Start, Reset or Stop is detected; cleared when the $I^2C$ module is disabled, I2CEN = 0.<br>1 = Indicates that a Stop bit has been detected last |                                   |                  |                             |                             |                  |                 |  |
|               | 0 = Stop bit w  | as not detected                   | d last           |                             |                             |                  |                 |  |
|               |   |                                   |                  |                             |                             |                  |                 |  |

#### REGISTER 17-3: I2CxSTAT: I2Cx STATUS REGISTER (CONTINUED)

| bit 3 | S: I2Cx Start bit<br>Updated when Start, Reset or Stop is detected; cleared when the I <sup>2</sup> C module is disabled, I2CEN = 0.<br>1 = Indicates that a Start (or Repeated Start) bit has been detected last<br>0 = Start bit was not detected last |
|-------|--|
| bit 2 | <b>R/W</b> : Read/Write Information bit (when operating as I <sup>2</sup> C Slave)   |
|       | <ul> <li>1 = Read: Indicates the data transfer is output from the Slave</li> <li>0 = Write: Indicates the data transfer is input to the Slave</li> </ul>   |
| bit 1 | RBF: Receive Buffer Full Status bit  |
|       | <ul> <li>1 = Receive is complete, I2CxRCV is full</li> <li>0 = Receive is not complete, I2CxRCV is empty</li> </ul>  |
| bit 0 | TBF: Transmit Buffer Full Status bit   |
|       | <ul> <li>1 = Transmit is in progress, I2CxTRN is full (eight bits of data)</li> <li>0 = Transmit is complete, I2CxTRN is empty</li> </ul>  |

#### REGISTER 17-4: I2CxMSK: I2Cx SLAVE MODE ADDRESS MASK REGISTER

| U-0      | U-0 | U-0 | U-0 | U-0   | U-0 | R/W-0 | R/W-0 |
|----------|-----|-----|-----|-------|-----|-------|-------|
| —        | —   | —   | —   | —     | —   | MSK   | [9:8] |
| bit 15 b |     |     |     | bit 8 |     |       |       |
|          |     |     |     |       |     |       |       |

| R/W-0    | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |  |  |
|----------|-------|-------|-------|-------|-------|-------|-------|--|--|
| MSK[7:0] |       |       |       |       |       |       |       |  |  |
| bit 7    |       |       |       |       |       |       | bit 0 |  |  |

| Legend:           |                  |                       |                    |
|-------------------|------------------|-----------------------|--------------------|
| R = Readable bit  | W = Writable bit | U = Unimplemented bit | t, read as '0'     |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared  | x = Bit is unknown |

#### bit 15-10 Unimplemented: Read as '0'

bit 9-0 **MSK[9:0]:** I2Cx Mask for Address Bit x Select bits

1 = Enables masking for bit x of the incoming message address; bit match is not required in this position

0 = Disables masking for bit x; bit match is required in this position

NOTES:

### 18.0 SINGLE-EDGE NIBBLE TRANSMISSION (SENT)

Note 1: This data sheet summarizes the features of this group of dsPIC33CK64MP105 family devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Single-Edge Nibble Transmission (SENT) Module" (www.microchip.com/ DS70005145) in the "dsPIC33/PIC24 Family Reference Manual".

The Single-Edge Nibble Transmission (SENT) module is based on the SAE J2716, "SENT – Single-Edge Nibble Transmission for Automotive Applications". The SENT protocol is a one-way, single wire time modulated serial communication, based on successive falling edges. It is intended for use in applications where high-resolution sensor data needs to be communicated from a sensor to an Engine Control Unit (ECU).

The SENTx module has the following major features:

- · Selectable Transmit or Receive mode
- · Synchronous or Asynchronous Transmit modes
- Automatic Data Rate Synchronization
- Optional Automatic Detection of CRC Errors in Receive mode
- Optional Hardware Calculation of CRC in Transmit mode
- · Support for Optional Pause Pulse Period
- Data Buffering for One Message Frame
- Selectable Data Length for Transmit/Receive from Three to Six Nibbles
- · Automatic Detection of Framing Errors

SENT protocol timing is based on a predetermined time unit, TTICK. Both the transmitter and receiver must be preconfigured for TTICK, which can vary from 3 to 90  $\mu$ s. A SENT message frame starts with a Sync pulse. The purpose of the Sync pulse is to allow the receiver to calculate the data rate of the message encoded by the transmitter. The SENT specification allows messages to be validated with up to a 20% variation in TTICK. This allows for the transmitter and receiver to run from different clocks that may be inaccurate, and drift with time and temperature. The data nibbles are 4 bits in length and are encoded as the data value + 12 ticks. This yields a 0 value of 12 ticks and the maximum value, 0xF, of 27 ticks.

A SENT message consists of the following:

- A synchronization/calibration period of 56 tick times
- A status nibble of 12-27 tick times
- Up to six data nibbles of 12-27 tick times
- · A CRC nibble of 12-27 tick times
- An optional pause pulse period of 12-768 tick times

Figure 18-1 shows a block diagram of the SENTx module.

Figure 18-2 shows the construction of a typical 6-nibble data frame, with the numbers representing the minimum or maximum number of tick times for each section.

## dsPIC33CK64MP105 FAMILY



#### FIGURE 18-1: SENTX MODULE BLOCK DIAGRAM

#### FIGURE 18-2: SENTX PROTOCOL DATA FRAMES

| ∫ Sync Period | Status | Data 1 | Data 2 | Data 3 | Data 4 | Data 5 | Data 6 | CRC   | Pause (optional) | $\downarrow$ |
|---------------|--------|--------|--------|--------|--------|--------|--------|-------|------------------|--------------|
| 56            | 12-27  | 12-27  | 12-27  | 12-27  | 12-27  | 12-27  | 12-27  | 12-27 | 12-768           |              |

#### 18.1 Transmit Mode

By default, the SENTx module is configured for transmit operation. The module can be configured for continuous asynchronous message frame transmission, or alternatively, for Synchronous mode triggered by software. When enabled, the transmitter will send a Sync, followed by the appropriate number of data nibbles, an optional CRC and optional pause pulse. The tick period used by the SENTx transmitter is set by writing a value to the TICKTIME[15:0] (SENTxCON2[15:0]) bits. The tick period calculations are shown in Equation 18-1.

#### EQUATION 18-1: TICK PERIOD CALCULATION

 $TICKTIME[15:0] = \frac{TTICK}{TCLK} - 1$ 

An optional pause pulse can be used in Asynchronous mode to provide a fixed message frame time period. The frame period used by the SENTx transmitter is set by writing a value to the FRAMETIME[15:0] (SENTxCON3[15:0]) bits. The formulas used to calculate the value of frame time are shown in Equation 18-2.

#### EQUATION 18-2: FRAME TIME CALCULATIONS

FRAMETIME[15:0] = TTICK/TFRAME

 $FRAMETIME[15:0] \ge 122 + 27N$ 

 $FRAMETIME[15:0] \ge 848 + 12N$ 

Where:

 $T_{FRAME}$  = Total time of the message from ms N = The number of data nibbles in message, 1-6

**Note:** The module will not produce a pause period with less than 12 ticks, regardless of the FRAMETIME[15:0] value. FRAMETIME[15:0] values beyond 2047 will have no effect on the length of a data frame.

#### 18.1.1 TRANSMIT MODE CONFIGURATION

#### 18.1.1.1 Initializing the SENTx Module

Perform the following steps to initialize the module:

- 1. Write RCVEN (SENTxCON1[11]) = 0 for Transmit mode.
- Write TXM (SENTxCON1[10]) = 0 for Asynchronous Transmit mode or TXM = 1 for Synchronous mode.
- 3. Write NIBCNT[2:0] (SENTxCON1[2:0]) for the desired data frame length.
- 4. Write CRCEN (SENTxCON1[8]) for hardware or software CRC calculation.
- 5. Write PPP (SENTxCON1[7]) for optional pause pulse.
- 6. If PPP = 1, write TFRAME to SENTxCON3.
- 7. Write SENTxCON2 with the appropriate value for the desired tick period.
- 8. Enable interrupts and set interrupt priority.
- 9. Write initial status and data values to SENTxDATH/L.
- 10. If CRCEN = 0, calculate CRC and write the value to CRC[3:0] (SENTxDATL[3:0]).
- 11. Set the SNTEN (SENTxCON1[15]) bit to enable the module.

User software updates to SENTxDATH/L must be performed after the completion of the CRC and before the next message frame's status nibble. The recommended method is to use the message frame completion interrupt to trigger data writes.

#### 18.2 Receive Mode

The module can be configured for receive operation by setting the RCVEN (SENTxCON1[11]) bit. The time between each falling edge is compared to SYNCMIN[15:0] (SENTxCON3[15:0]) and SYNCMAX[15:0] (SENTxCON2[15:0]), and if the measured time lies between the minimum and maximum limits, the module begins to receive data. The validated Sync time is captured in the SENTxSYNC register and the tick time is calculated. Subsequent falling edges are verified to be within the valid data width and the data is stored in the SENTxDATL/H registers. An interrupt event is generated at the completion of the message and the user software should read the SENTx Data registers before the reception of the next nibble. The equation for SYNCMIN[15:0] and SYNCMAX[15:0] is shown in Equation 18-3.

#### EQUATION 18-3: SYNCMIN[15:0] AND SYNCMAX[15:0] CALCULATIONS

 $TTICK = TCLK \bullet (TICKTIME[15:0] + 1)$ 

FRAMETIME[15:0] = TTICK/TFRAME

*SyncCount* = 8 x *FRCV* x *TTICK* 

SYNCMIN[15:0] = 0.8 x SyncCount

SYNCMAX[15:0] = 1.2 x SyncCount

 $FRAMETIME[15:0] \ge 122 + 27N$ 

 $FRAMETIME[15:0] \ge 848 + 12N$ 

#### Where:

 $T_{FRAME}$  = Total time of the message from ms N = The number of data nibbles in message, 1-6  $F_{RCV}$  = FCY x Prescaler  $T_{CLK}$  = FCY/Prescaler

For TTICK = 3.0  $\mu$ s and FCLK = 4 MHz, SYNCMIN[15:0] = 76.

| Note: |      | -               | • |       | To ensure a Sync period can be identified,<br>the value written to SYNCMIN[15:0] must |    |  |  |  |  |  |  |
|-------|------|-----------------|---|-------|---|----|--|--|--|--|--|--|
|       | <br> | than<br>X[15:0] |   | value | written   | to |  |  |  |  |  |  |

#### 18.2.1 RECEIVE MODE CONFIGURATION

#### 18.2.1.1 Initializing the SENTx Module

Perform the following steps to initialize the module:

- 1. Write RCVEN (SENTxCON1[11]) = 1 for Receive mode.
- 2. Write NIBCNT[2:0] (SENTxCON1[2:0]) for the desired data frame length.
- 3. Write CRCEN (SENTxCON1[8]) for hardware or software CRC validation.
- 4. Write PPP (SENTxCON1[7]) = 1 if pause pulse is present.
- 5. Write SENTxCON2 with the value of SYNCMAXx (Nominal Sync Period + 20%).
- 6. Write SENTxCON3 with the value of SYNCMINx (Nominal Sync Period 20%).
- 7. Enable interrupts and set interrupt priority.
- 8. Set the SNTEN (SENTxCON1[15]) bit to enable the module.

The data should be read from the SENTxDATL/H registers after the completion of the CRC and before the next message frame's status nibble. The recommended method is to use the message frame completion interrupt trigger.

### 18.3 SENT Control/Status Registers

#### REGISTER 18-1: SENTxCON1: SENTx CONTROL REGISTER 1

| R/W-0        | U-0                          | R/W-0  | U-0               | R/W-0            | R/W-0                               | R/W-0                | R/W-0   |  |  |  |  |
|--------------|------------------------------|--|-------------------|------------------|-------------------------------------|----------------------|---------|--|--|--|--|
| SNTEN        |                              | SNTSIDL  | —                 | RCVEN            | TXM <sup>(1)</sup>                  | TXPOL <sup>(1)</sup> | CRCEN   |  |  |  |  |
| bit 15       |                              |  |                   |                  |                                     |                      | bit 8   |  |  |  |  |
|              |                              |  |                   |                  | DAMO                                |                      |         |  |  |  |  |
| R/W-0        | R/W-0                        | U-0  | R/W-0             | U-0              | R/W-0                               | R/W-0                | R/W-0   |  |  |  |  |
| PPP          | SPCEN <sup>(2)</sup>         | —  | PS                |                  | NIBCNT2                             | NIBCNT1              | NIBCNT0 |  |  |  |  |
| bit 7        |                              |  |                   |                  |                                     |                      | bit (   |  |  |  |  |
| Legend:      |                              |  |                   |                  |                                     |                      |         |  |  |  |  |
| R = Readat   | ole bit                      | W = Writable   | bit               | U = Unimple      | mented bit, read                    | <b>l as</b> '0'      |         |  |  |  |  |
| -n = Value a | at POR                       | '1' = Bit is set   |                   | '0' = Bit is cle | eared                               | x = Bit is unkr      | nown    |  |  |  |  |
| L:4 4 F      |                              | IT. Frankla hit  |                   |                  |                                     |                      |         |  |  |  |  |
| bit 15       | 1 = SENTx is                 | NTx Enable bit   |                   |                  |                                     |                      |         |  |  |  |  |
|              | 1 = SENTX IS<br>0 = SENTX is |  |                   |                  |                                     |                      |         |  |  |  |  |
| bit 14       |                              | nted: Read as  | ·0'               |                  |                                     |                      |         |  |  |  |  |
| bit 13       | -                            | ENTx Stop in Id  |                   |                  |                                     |                      |         |  |  |  |  |
|              |                              | ues module op  |                   | the device ent   | ers Idle mode                       |                      |         |  |  |  |  |
|              |                              | s module oper  |                   |                  |                                     |                      |         |  |  |  |  |
| bit 12       | Unimplemen                   | Unimplemented: Read as '0'   |                   |                  |                                     |                      |         |  |  |  |  |
| bit 11       | RCVEN: SEN                   | RCVEN: SENTx Receive Enable bit  |                   |                  |                                     |                      |         |  |  |  |  |
|              |                              | perates as a re<br>perates as a tr   |                   | sor)             |                                     |                      |         |  |  |  |  |
| bit 10       | TXM: SENTx                   | TXM: SENTx Transmit Mode bit <sup>(1)</sup>  |                   |                  |                                     |                      |         |  |  |  |  |
|              |                              |  | •                 |                  | ing the SYNCT><br>ITEN = 1          | KEN status bit       |         |  |  |  |  |
| bit 9        |                              | <ul> <li>0 = SENTx transmits data frames continuously while SNTEN = 1</li> <li>TXPOL: SENTx Transmit Polarity bit<sup>(1)</sup></li> </ul> |                   |                  |                                     |                      |         |  |  |  |  |
|              | 1 = SENTx da                 | ata output pin   | s low in the Idl  |                  |                                     |                      |         |  |  |  |  |
| bit 8        |                              | <ul> <li>0 = SENTx data output pin is high in the Idle state</li> <li>CRCEN: CRC Enable bit</li> </ul>                                     |                   |                  |                                     |                      |         |  |  |  |  |
|              |                              | ceive Mode (R  | CVEN = 1):        |                  |                                     |                      |         |  |  |  |  |
|              | 1 = SENTx p                  | erforms CRC \  | verification on r |                  | using the prefer<br>ed data         | red J2716 meth       | iod     |  |  |  |  |
|              |                              | <ul> <li>0 = SENTx does not perform CRC verification on received data</li> <li>Module in Transmit Mode (RCVEN = 1):</li> </ul>             |                   |                  |                                     |                      |         |  |  |  |  |
|              | 1 = SENTx a                  |  | Iculates CRC      | using the pref   | erred J2716 met                     | thod                 |         |  |  |  |  |
| bit 7        | PPP: Pause                   | Pulse Present  | bit               |                  |                                     |                      |         |  |  |  |  |
|              |                              |  |                   |                  | sages with paus<br>sages without pa |                      |         |  |  |  |  |
| bit 6        |                              | ort PWM Code   |                   |                  | 0 1                                 | ·                    |         |  |  |  |  |
|              |                              | trol from exterr   |                   | nabled           |                                     |                      |         |  |  |  |  |
|              | 0 = SPC cont                 | trol from exterr   | nal source is di  | sabled           |                                     |                      |         |  |  |  |  |
| bit 5        | Unimplemen                   | nted: Read as  | 0'                |                  |                                     |                      |         |  |  |  |  |
| Note 1:      | This bit has no fun          | nction in Receiv   | ve mode (RCV      | EN = 1).         |                                     |                      |         |  |  |  |  |
| 2: -         | This bit has no fun          | nction in Transr   | nit mode (RCV     | (EN = ∩)         |                                     |                      |         |  |  |  |  |

2: This bit has no function in Transmit mode (RCVEN = 0).

#### REGISTER 18-1: SENTxCON1: SENTx CONTROL REGISTER 1 (CONTINUED)

- bit 4 **PS:** SENTx Module Clock Prescaler (divider) bits 1 = Divide-by-4
  - 0 = Divide-by-1
- bit 3 Unimplemented: Read as '0'
- bit 2-0 NIBCNT[2:0]: Nibble Count Control bits
  - 111 = Reserved; do not use
  - 110 = Module transmits/receives six data nibbles in a SENT data pocket
  - 101 = Module transmits/receives five data nibbles in a SENT data pocket
  - ${\tt 100}$  = Module transmits/receives four data nibbles in a SENT data pocket
  - ${\tt 011}$  = Module transmits/receives three data nibbles in a SENT data pocket
  - 010 = Module transmits/receives two data nibbles in a SENT data pocket
  - $\tt 001$  = Module transmits/receives one data nibble in a SENT data pocket
  - 000 = Reserved; do not use
- **Note 1:** This bit has no function in Receive mode (RCVEN = 1).
  - 2: This bit has no function in Transmit mode (RCVEN = 0).

| U-0  | U-0  | U-0   | U-0              | U-0              | U-0                | U-0            | U-0                     |  |  |  |  |
|--|--|---|------------------|------------------|--------------------|----------------|-------------------------|--|--|--|--|
| —  | —  | _   | —                | —                |                    | —              | —                       |  |  |  |  |
| bit 15   |  |   |                  |                  |                    |                | bit 8                   |  |  |  |  |
|  |  |   |                  |                  |                    |                |                         |  |  |  |  |
| R-0  | R-0  | R-0   | R-0              | R/C-0            | R/C-0              | R-0            | HC/R/W-0                |  |  |  |  |
| PAUSE  | NIB2   | NIB1  | NIB0             | CRCERR           | FRMERR             | RXIDLE         | SYNCTXEN <sup>(1)</sup> |  |  |  |  |
| bit 7  |  |   |                  |                  |                    |                | bit 0                   |  |  |  |  |
| Legend:  |  | C = Clearable   | hit              | HC = Hardwa      | are Clearable b    | it             |                         |  |  |  |  |
| R = Readabl  | le hit   | W = Writable  |                  |                  | mented bit, rea    |                |                         |  |  |  |  |
| -n = Value at  |  | '1' = Bit is set  |                  | '0' = Bit is cle |                    | x = Bit is unk | nown                    |  |  |  |  |
|  |  |   |                  |                  |                    |                |                         |  |  |  |  |
| bit 15-8   | Unimplemen   | ted: Read as  | 0'               |                  |                    |                |                         |  |  |  |  |
| bit 7  | PAUSE: Pause Period Status bit   |   |                  |                  |                    |                |                         |  |  |  |  |
|  | 1 = The module is transmitting/receiving a pause period  |   |                  |                  |                    |                |                         |  |  |  |  |
|  |  | ule is not trans  | mitting/receivir | ng a pause per   | iod                |                |                         |  |  |  |  |
| bit 6-4  |  | ble Status bits   |                  |                  |                    |                |                         |  |  |  |  |
|  |  | <u>Module in Transmit Mode (RCVEN = 0):</u><br>111 = Module is transmitting a CRC nibble                                  |                  |                  |                    |                |                         |  |  |  |  |
|  | 110 = Module is transmitting Data Nibble 6   |   |                  |                  |                    |                |                         |  |  |  |  |
|  | 101 = Module is transmitting Data Nibble 5   |   |                  |                  |                    |                |                         |  |  |  |  |
|  | 100 = Module is transmitting Data Nibble 4   |   |                  |                  |                    |                |                         |  |  |  |  |
|  | <ul> <li>011 = Module is transmitting Data Nibble 3</li> <li>010 = Module is transmitting Data Nibble 2</li> </ul>   |   |                  |                  |                    |                |                         |  |  |  |  |
|  |  |   |                  |                  |                    |                |                         |  |  |  |  |
|  |  | e is transmitting   | -                |                  | riod, or is not ti | anomitting     |                         |  |  |  |  |
|  |  |   | -                | le of pause pe   |                    | ansmung        |                         |  |  |  |  |
|  | Module in Receive Mode (RCVEN = 1):<br>111 = Module is receiving a CRC nibble or was receiving this nibble when an error occurred  |   |                  |                  |                    |                |                         |  |  |  |  |
|  | 110 = Module is receiving Data Nibble 6 or was receiving this nibble when an error occurred  |   |                  |                  |                    |                |                         |  |  |  |  |
|  | 101 = Module is receiving Data Nibble 5 or was receiving this nibble when an error occurred  |   |                  |                  |                    |                |                         |  |  |  |  |
|  | 100 = Module is receiving Data Nibble 4 or was receiving this nibble when an error occurred  |   |                  |                  |                    |                |                         |  |  |  |  |
|  | <ul> <li>011 = Module is receiving Data Nibble 3 or was receiving this nibble when an error occurred</li> <li>010 = Module is receiving Data Nibble 2 or was receiving this nibble when an error occurred</li> </ul> |   |                  |                  |                    |                |                         |  |  |  |  |
|  |  |   |                  |                  | g this nibble wh   |                |                         |  |  |  |  |
|  |  | e is receiving a  |                  |                  | •                  |                | oodirou                 |  |  |  |  |
| bit 3  | CRCERR: CF   | RC Status bit (I  | Receive mode     | only)            |                    |                |                         |  |  |  |  |
|  | 1 = A CRC er   | <b>CRCERR:</b> CRC Status bit (Receive mode only)<br>1 = A CRC error has occurred for the 1-6 data nibbles in SENTxDATL/H |                  |                  |                    |                |                         |  |  |  |  |
|  | 0 = A CRC error has not occurred   |   |                  |                  |                    |                |                         |  |  |  |  |
| bit 2 FRMERR: Framing Error Status bit (Receive mode only) |  |   |                  |                  |                    |                |                         |  |  |  |  |
|  | <ul> <li>1 = A data nibble was received with less than 12 tick periods or greater than 27 tick periods</li> <li>0 = Framing error has not occurred</li> </ul>  |   |                  |                  |                    |                |                         |  |  |  |  |
| hit 1  | -  |   |                  | Poopius mode     | (ophy)             |                |                         |  |  |  |  |
| bit 1  | <b>RXIDLE:</b> SENTx Receiver Idle Status bit (Receive mode only)<br>1 = The SENTx data bus has been Idle (high) for a period of SYNCMAX[15:0] or greater  |   |                  |                  |                    |                |                         |  |  |  |  |
|  |  | Tx data bus ha<br>Tx data bus is  |                  | ign) ior a pello |                    |                | 1101                    |  |  |  |  |
|  |  |   |                  |                  |                    |                |                         |  |  |  |  |

#### REGISTER 18-2: SENTxSTAT: SENTx STATUS REGISTER

**Note 1:** In Receive mode (RCVEN = 1), the SYNCTXEN bit is read-only.

#### REGISTER 18-2: SENTxSTAT: SENTx STATUS REGISTER (CONTINUED)

bit 0 **SYNCTXEN:** SENTx Synchronization Period Status/Transmit Enable bit<sup>(1)</sup> Module in Receive Mode (RCVEN = 1):

1 = A valid synchronization period was detected; the module is receiving nibble data

0 = No synchronization period has been detected; the module is not receiving nibble data

Module in Asynchronous Transmit Mode (RCVEN = 0, TXM = 0):

The bit always reads as '1' when the module is enabled, indicating the module transmits SENTx data frames continuously. The bit reads '0' when the module is disabled.

Module in Synchronous Transmit Mode (RCVEN = 0, TXM = 1):

1 = The module is transmitting a SENTx data frame

- 0 = The module is not transmitting a data frame, user software may set SYNCTXEN to start another data frame transmission
- Note 1: In Receive mode (RCVEN = 1), the SYNCTXEN bit is read-only.

#### REGISTER 18-3: SENTxDATL: SENTx RECEIVE DATA REGISTER LOW<sup>(1)</sup>

| R/W-0  | R/W-0 | R/W-0  | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|--------|-------|--------|-------|-------|-------|-------|-------|
|        | DATA  | 4[3:0] |       |       |       |       |       |
| bit 15 |       |        |       |       |       |       | bit 8 |
|        |       |        |       |       |       |       |       |
| R/W-0  | R/W-0 | R/W-0  | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |

| 10000 | 10.00 | 10000  | 10.00 |          | 10000 |  | 10.00 |  |
|-------|-------|--------|-------|----------|-------|--|-------|--|
|       | DATA  | 6[3:0] |       | CRC[3:0] |       |  |       |  |
| bit 7 |       |        |       |          |       |  | bit 0 |  |

| Legend:           |                  |                       |                    |
|-------------------|------------------|-----------------------|--------------------|
| R = Readable bit  | W = Writable bit | U = Unimplemented bit | , read as '0'      |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared  | x = Bit is unknown |

| bit 15-12 | DATA4[3:0]: Data Nibble 4 Data bits |
|-----------|-------------------------------------|
| bit 11-8  | DATA5[3:0]: Data Nibble 5 Data bits |
| bit 7-4   | DATA6[3:0]: Data Nibble 6 Data bits |

bit 3-0 CRC[3:0]: CRC Nibble Data bits

**Note 1:** Register bits are read-only in Receive mode (RCVEN = 1). In Transmit mode, the CRC[3:0] bits are read-only when automatic CRC calculation is enabled (RCVEN = 0, CRCEN = 1).

#### REGISTER 18-4: SENTxDATH: SENTx RECEIVE DATA REGISTER HIGH<sup>(1)</sup>

| R/W-0                              | R/W-0 | R/W-0        | R/W-0                                   | R/W-0        | R/W-0           | R/W-0            | R/W-0 |  |
|------------------------------------|-------|--------------|---|--------------|-----------------|------------------|-------|--|
|                                    | STA   | .T[3:0]      |   |              | DAT             | A1[3:0]          |       |  |
| bit 15                             |       |              |   |              |                 |                  | bit 8 |  |
| R/W-0                              | R/W-0 | R/W-0        | R/W-0                                   | R/W-0        | R/W-0           | R/W-0            | R/W-0 |  |
|                                    | DAT   | A2[3:0]      |   | DATA3[3:0]   |                 |                  |       |  |
| bit 7                              |       |              |   |              |                 |                  | bit C |  |
| Legend:                            |       |              |   |              |                 |                  |       |  |
| R = Readable                       | bit   | W = Writable | bit                                     | U = Unimplen | nented bit, rea | <b>id as</b> '0' |       |  |
| -n = Value at POR (1' = Bit is set |       |              | '0' = Bit is cleared x = Bit is unknown |              |                 |                  |       |  |

bit 15-12 STAT[3:0]: Status Nibble Data bits

bit 11-8 **DATA1[3:0]:** Data Nibble 1 Data bits

bit 7-4 **DATA2[3:0]:** Data Nibble 2 Data bits

bit 3-0 DATA3[3:0]: Data Nibble 3 Data bits

**Note 1:** Register bits are read-only in Receive mode (RCVEN = 1). In Transmit mode, the CRC[3:0] bits are read-only when automatic CRC calculation is enabled (RCVEN = 0, CRCEN = 1).

NOTES:

#### 19.0 TIMER1

Note 1: This data sheet summarizes the features of the dsPIC33CK64MP105 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Timer1 Module" (www.microchip.com/DS70005279) in the "dsPIC33/PIC24 Family Reference Manual".

The Timer1 module is a 16-bit timer that can operate as a free-running interval timer/counter.

The Timer1 module has the following unique features over other timers:

- · Can be Operated in Asynchronous Counter mode
- · Asynchronous Timer
- · Operational during CPU Sleep mode
- Software Selectable Prescalers 1:1, 1:8, 1:64 and 1:256
- External Clock Selection Control
- The Timer1 External Clock Input (T1CK) can Optionally be Synchronized to the Internal Device Clock and the Clock Synchronization is Performed after the Prescaler

If Timer1 is used for SCCP, the timer should be running in Synchronous mode.

The Timer1 module can operate in one of the following modes:

- Timer mode
- · Gated Timer mode
- Synchronous Counter mode
- Asynchronous Counter mode
- A block diagram of Timer1 is shown in Figure 19-1.



#### FIGURE 19-1: **16-BIT TIMER1 MODULE BLOCK DIAGRAM**

#### **19.1 Timer1 Control Register**

| REGISTER              | 19-1: T1CON  | N: TIMER1 C   | ONTROL RE     | GISTER           |                      |                    |       |  |  |  |  |  |
|-----------------------|--|---|---------------|------------------|----------------------|--------------------|-------|--|--|--|--|--|
| R/W-0                 | U-0  | R/W-0   | R/W-0         | R-0              | R-0                  | R/W-0              | R/W-0 |  |  |  |  |  |
| TON <sup>(1)</sup>    | —  | SIDL  | TMWDIS        | TMWIP            | PRWIP                | TECS1              | TECS0 |  |  |  |  |  |
| bit 15                |  |   |               |                  |                      |                    | bit 8 |  |  |  |  |  |
| R/W-0                 | U-0  | R/W-0   | R/W-0         | U-0              | R/W-0                | R/W-0              | U-0   |  |  |  |  |  |
| TGATE                 | _  | TCKPS1  | TCKPS0        | _                | TSYNC <sup>(1)</sup> | TCS <sup>(1)</sup> | _     |  |  |  |  |  |
| bit 7                 |  |   |               |                  |                      | 1                  | bit ( |  |  |  |  |  |
| Logondi               |  |   |               |                  |                      |                    |       |  |  |  |  |  |
| Legend:<br>R = Readab | le hit   | W = Writable  | hit           | II – I Inimpler  | mented bit, read     | l as '0'           |       |  |  |  |  |  |
| -n = Value a          |  | '1' = Bit is set  |               | '0' = Bit is cle |                      | x = Bit is unki    | n     |  |  |  |  |  |
|                       |  |   |               |                  | arcu                 |                    | IOWIT |  |  |  |  |  |
| bit 15                | TON: Timer1  | On bit <sup>(1)</sup>   |               |                  |                      |                    |       |  |  |  |  |  |
|                       | 1 = Starts 16-   | 1 = Starts 16-bit Timer1  |               |                  |                      |                    |       |  |  |  |  |  |
|                       | 0 = Stops 16-  | bit Timer1  |               |                  |                      |                    |       |  |  |  |  |  |
| bit 14                | Unimplemen   | ted: Read as '  | 0'            |                  |                      |                    |       |  |  |  |  |  |
| bit 13                |  | <b>SIDL:</b> Timer1 Stop in Idle Mode bit<br>1 = Discontinues module operation when device enters Idle mode                         |               |                  |                      |                    |       |  |  |  |  |  |
|                       |  |   |               |                  | dle mode             |                    |       |  |  |  |  |  |
| hit 12                |  | <ul> <li>0 = Continues module operation in Idle mode</li> <li>TMWDIS: Asynchronous Timer1 Write Disable bit</li> </ul>              |               |                  |                      |                    |       |  |  |  |  |  |
| bit 12                | •  | 1 = Timer writes are ignored while a posted write to TMR1 or PR1 is synchronized to the asynchronous                                |               |                  |                      |                    |       |  |  |  |  |  |
|                       | clock domain   |   |               |                  |                      |                    |       |  |  |  |  |  |
|                       | 0 = Back-to-back writes are enabled in Asynchronous mode |   |               |                  |                      |                    |       |  |  |  |  |  |
| bit 11                |  | <b>TMWIP:</b> Asynchronous Timer1 Write in Progress bit   |               |                  |                      |                    |       |  |  |  |  |  |
|                       |  | <ol> <li>Write to the timer in Asynchronous mode is pending</li> <li>Write to the timer in Asynchronous mode is complete</li> </ol> |               |                  |                      |                    |       |  |  |  |  |  |
| bit 10                |  | •   |               | •                |                      |                    |       |  |  |  |  |  |
|                       |  | <b>PRWIP:</b> Asynchronous Period Write in Progress bit<br>1 = Write to the Period register in Asynchronous mode is pending         |               |                  |                      |                    |       |  |  |  |  |  |
|                       |  | 0 = Write to the Period register in Asynchronous mode is complete   |               |                  |                      |                    |       |  |  |  |  |  |
| bit 9-8               | TECS[1:0]: T   | imer1 Extende   | d Clock Selec | t bits           |                      |                    |       |  |  |  |  |  |
|                       |  | 11 = FRC Clock  |               |                  |                      |                    |       |  |  |  |  |  |
|                       |  | 10 = Fosc Oscillator Clock<br>01 = Fp = Fosc/2 Peripheral Clock   |               |                  |                      |                    |       |  |  |  |  |  |
|                       |  |   |               | Cpin             |                      |                    |       |  |  |  |  |  |
| bit 7                 |  | 00 = External Clock comes from the T1CK pin<br><b>TGATE:</b> Timer1 Gated Time Accumulation Enable bit                              |               |                  |                      |                    |       |  |  |  |  |  |
|                       | When TCS =   | When TCS = 1:   |               |                  |                      |                    |       |  |  |  |  |  |
|                       | -  | This bit is ignored.  |               |                  |                      |                    |       |  |  |  |  |  |
|                       |  | When TCS = 0:   |               |                  |                      |                    |       |  |  |  |  |  |
|                       |  | <ol> <li>Gated time accumulation is enabled</li> <li>Gated time accumulation is disabled</li> </ol>                                 |               |                  |                      |                    |       |  |  |  |  |  |
| bit 6                 |  | Unimplemented: Read as '0'  |               |                  |                      |                    |       |  |  |  |  |  |
|                       |  |   | ~             |                  |                      |                    |       |  |  |  |  |  |

#### REGISTER 19-1: T1CON: TIMER1 CONTROL REGISTER

**Note 1:** When Timer1 is enabled in External Synchronous Counter mode (TCS = 1, TSYNC = 1, TON = 1), any attempts by user software to write to the TMR1 register are ignored.

#### REGISTER 19-1: T1CON: TIMER1 CONTROL REGISTER (CONTINUED)

- bit 5-4 TCKPS[1:0]: Timer1 Input Clock Prescale Select bits 11 = 1:256 10 = 1:64 01 = 1:8 00 = 1:1 bit 3 Unimplemented: Read as '0' TSYNC: Timer1 External Clock Input Synchronization Select bit<sup>(1)</sup> bit 2 When TCS = 1: 1 = Synchronizes the External Clock input 0 = Does not synchronize the External Clock input When TCS = 0: This bit is ignored. TCS: Timer1 Clock Source Select bit<sup>(1)</sup> bit 1 1 = External Clock source selected by TECS[1:0] 0 = Internal peripheral clock (FP) Unimplemented: Read as '0' bit 0
- **Note 1:** When Timer1 is enabled in External Synchronous Counter mode (TCS = 1, TSYNC = 1, TON = 1), any attempts by user software to write to the TMR1 register are ignored.

NOTES:

#### 20.0 CAPTURE/COMPARE/PWM/ TIMER MODULES (SCCP/MCCP)

Note 1: This data sheet summarizes the features of the dsPIC33CK64MP105 family of devices. It is not intended to be a comprehensive reference source. For more information on the MCCP/SCCP modules, refer to "Capture/Compare/ PWM/Timer (MCCP and SCCP)" (www.microchip.com/DS30003035) in the "dsPIC33/PIC24 Family Reference Manual".

dsPIC33CK64MP105 family devices include four SCCP and one MCCP Capture/Compare/PWM/Timer base modules, which provide the functionality of three different peripherals from earlier PIC24F devices. The module can operate in one of three major modes:

- · General Purpose Timer
- Input Capture
- Output Compare/PWM

The module is provided in two different forms, distinguished by the number of PWM outputs that the module can generate. Single Capture/Compare/PWM (SCCP) output modules provide only one PWM output.

Multiple Capture/Compare/PWM (MCCP) output modules can provide up to six outputs and an extended range of power control features, depending on the pin count of the particular device. All other features of the modules are identical. The SCCPx and MCCPx modules can be operated in only one of the three major modes at any time. The other modes are not available unless the module is reconfigured for the new mode.

A conceptual block diagram for the module is shown in Figure 20-1. All three modes share a time base generator and a common Timer register pair (CCPxTMRH/L); other shared hardware components are added as a particular mode requires.

Each module has a total of six control and status registers:

- CCPxCON1L (Register 20-1)
- CCPxCON1H (Register 20-2)
- CCPxCON2L (Register 20-3)
- CCPxCON2H (Register 20-4)
- CCPxCON3H (Register 20-6)
- CCPxSTATL (Register 20-7)

Each module also includes eight buffer/counter registers that serve as Timer Value registers or data holding buffers:

- CCPxTMRH/CCPxTMRL (CCPx Timer High/Low Counters)
- CCPxPRH/CCPxPRL (CCPx Timer Period High/Low)
- CCPxRA (CCPx Primary Output Compare Data Buffer)
- CCPxRB (CCPx Secondary Output Compare Data Buffer)
- CCPxBUFH/CCPxBUFL (CCPx Input Capture High/Low Buffers)

#### FIGURE 20-1: SCCPx CONCEPTUAL BLOCK DIAGRAM



#### 20.1 Time Base Generator

The Timer Clock Generator (TCG) generates a clock for the module's internal time base, using one of the clock signals already available on the microcontroller. This is used as the time reference for the module in its three major modes. The internal time base is shown in Figure 20-2.



There are eight inputs available to the clock generator,

which are selected using the CLKSEL[2:0] bits

(CCPxCON1L[10:8]). Available sources include the FRC

and LPRC, the Secondary Oscillator and the TCLKI

External Clock inputs. The system clock is the default





#### 20.2 General Purpose Timer

Timer mode is selected when CCSEL = 0 and MOD[3:0] = 0000. The timer can function as a 32-bit timer or a dual 16-bit timer, depending on the setting of the T32 bit (Table 20-1).

| T32<br>(CCPxCON1L[5]) | Operating Mode           |  |  |  |
|-----------------------|--------------------------|--|--|--|
| 0                     | Dual Timer Mode (16-bit) |  |  |  |
| 1                     | Timer Mode (32-bit)      |  |  |  |

TABLE 20-1: TIMER OPERATION MODE

Dual 16-Bit Timer mode provides a simple timer function with two independent 16-bit timer/counters. The primary timer uses CCPxTMRL and CCPxPRL. Only the primary timer can interact with other modules on the device. It generates the SCCPx sync out signals for use by other SCCP modules. It can also use the SYNC[4:0] bits signal generated by other modules.

The secondary timer uses CCPxTMRH and CCPxPRH. It is intended to be used only as a periodic interrupt source for scheduling CPU events. It does not generate an output sync/trigger signal like the primary time base. In Dual Timer mode, the CCPx Secondary Timer Period register, CCPxPRH, generates the SCCP compare event (CCPxIF) used by many other modules on the device.

The 32-Bit Timer mode uses the CCPxTMRL and CCPxTMRH registers, together, as a single 32-bit timer. When CCPxTMRL overflows, CCPxTMRH increments by one. This mode provides a simple timer function when it is important to track long time periods. Note that the T32 bit (CCPxCON1L[5]) should be set before the CCPxTMRL or CCPxPRH registers are written to initialize the 32-bit timer.

#### 20.2.1 SYNC AND TRIGGER OPERATION

In both 16-bit and 32-bit modes, the timer can also function in either synchronization ("sync") or trigger operation. Both use the SYNC[4:0] bits (CCPxCON1H[4:0]) to determine the input signal source. The difference is how that signal affects the timer.

In sync operation, the timer Reset or clear occurs when the input selected by SYNC[4:0] is asserted. The timer immediately begins to count again from zero unless it is held for some other reason. Sync operation is used whenever the TRIGEN bit (CCPxCON1H[7]) is cleared. SYNC[4:0] can have any value, except '11111'.

In trigger operation, the timer is held in Reset until the input selected by SYNC[4:0] is asserted; when it occurs, the timer starts counting. Trigger operation is used whenever the TRIGEN bit is set. In Trigger mode, the timer will continue running after a trigger event as long as the CCPTRIG bit (CCPxSTATL[7]) is set. To clear CCPTRIG, the TRCLR bit (CCPxSTATL[5]) must be set to clear the trigger event, reset the timer and hold it at zero until another trigger event occurs. On dsPIC33CK64MP105 family devices, trigger operation can only be used when the system clock is the time base source (CLKSEL[2:0] = 000).

## dsPIC33CK64MP105 FAMILY

#### FIGURE 20-3: DUAL 16-BIT TIMER MODE







#### 20.3 Output Compare Mode

Output Compare mode compares the Timer register value with the value of one or two Compare registers, depending on its mode of operation. The Output Compare x module, on compare match events, has the ability to generate a single output transition or a train of output pulses. Like most PIC<sup>®</sup> MCU peripherals, the Output Compare x module can also generate interrupts on a compare match event.

Table 20-2shows the various modes available inOutput Compare modes.

| TABLE 20-2: OUTPUT COMPARE x/PWMx MODES |
|---|
|---|

| MOD[3:0]<br>(CCPxCON1L[3:0]) | T32<br>(CCPxCON1L[5]) | Operating Mode                      |                  |  |  |
|------------------------------|-----------------------|-------------------------------------|------------------|--|--|
| 0001                         | 0                     | Output High on Compare (16-bit)     |                  |  |  |
| 0001                         | 1                     | Output High on Compare (32-bit)     |                  |  |  |
| 0010                         | 0                     | Output Low on Compare (16-bit)      | Single Edge Mode |  |  |
| 0010                         | 1                     | Output Low on Compare (32-bit)      | Single Edge Mode |  |  |
| 0011                         | 0                     | Output Toggle on Compare (16-bit)   |                  |  |  |
| 0011                         | 1                     | Output Toggle on Compare (32-bit)   |                  |  |  |
| 0100                         | 0                     | Dual Edge Compare (16-bit)          | Dual Edge Mode   |  |  |
| 0101                         | 0                     | Dual Edge Compare (16-bit buffered) | PWM Mode         |  |  |



#### OUTPUT COMPARE x BLOCK DIAGRAM



#### 20.4 Input Capture Mode

Input Capture mode is used to capture a timer value from an independent timer base, upon an event, on an input pin or other internal trigger source. The input capture features are useful in applications requiring frequency (time period) and pulse measurement. Figure 20-6 depicts a simplified block diagram of Input Capture mode. Input Capture mode uses a dedicated 16/32-bit, synchronous, up counting timer for the capture function. The timer value is written to the FIFO when a capture event occurs. The internal value may be read (with a synchronization delay) using the CCPxTMRH/L register.

To use Input Capture mode, the CCSEL bit (CCPxCON1L[4]) must be set. The T32 and the MOD[3:0] bits are used to select the proper Capture mode, as shown in Table 20-3.

| MOD[3:0]<br>(CCPxCON1L[3:0]) | T32<br>(CCPxCON1L[5]) | Operating Mode                        |  |  |  |
|------------------------------|-----------------------|---------------------------------------|--|--|--|
| 0000                         | 0                     | Edge Detect (16-bit capture)          |  |  |  |
| 0000                         | 1                     | Edge Detect (32-bit capture)          |  |  |  |
| 0001                         | 0                     | Every Rising (16-bit capture)         |  |  |  |
| 0001                         | 1                     | Every Rising (32-bit capture)         |  |  |  |
| 0010                         | 0                     | Every Falling (16-bit capture)        |  |  |  |
| 0010                         | 1                     | Every Falling (32-bit capture)        |  |  |  |
| 0011                         | 0                     | Every Rising/Falling (16-bit capture) |  |  |  |
| 0011                         | 1                     | Every Rising/Falling (32-bit capture) |  |  |  |
| 0100                         | 0                     | Every 4th Rising (16-bit capture)     |  |  |  |
| 0100                         | 1                     | Every 4th Rising (32-bit capture)     |  |  |  |
| 0101                         | 0                     | Every 16th Rising (16-bit capture)    |  |  |  |
| 0101                         | 1                     | Every 16th Rising (32-bit capture)    |  |  |  |

TABLE 20-3: INPUT CAPTURE x MODES





operating mode.

The type of output signal is selected using the AUXOUT[1:0] control bits (CCPxCON2H[4:3]). The

type of output signal is also dependent on the module

#### 20.5 Auxiliary Output

The SCCPx modules have an auxiliary (secondary) output that provides other peripherals access to internal module signals. The auxiliary output is intended to connect to other SCCP modules, or other digital peripherals, to provide these types of functions:

- Time Base Synchronization
- Peripheral Trigger and Clock Inputs
- Signal Gating

| AUXOUT[1:0] | CCSEL | MOD[3:0] | Comments                  | Signal Description                  |  |  |  |  |
|-------------|-------|----------|---------------------------|-------------------------------------|--|--|--|--|
| 00          | х     | XXXX     | Auxiliary output disabled | No Output                           |  |  |  |  |
| 01          | 0     | 0000     | Time Base modes           | Time Base Period Reset or Rollover  |  |  |  |  |
| 10          |       |          |                           | Special Event Trigger Output        |  |  |  |  |
| 11          |       |          |                           | No Output                           |  |  |  |  |
| 01          | 0     | 0001     | Output Compare modes      | Time Base Period Reset or Rollover  |  |  |  |  |
| 10          |       | through  |                           | Output Compare Event Signal         |  |  |  |  |
| 11          |       | 1111     |                           | Output Compare Signal               |  |  |  |  |
| 01          | 1     | XXXX     | Input Capture modes       | Time Base Period Reset or Rollover  |  |  |  |  |
| 10          |       |          |                           | Reflects the Value of the ICDIS bit |  |  |  |  |
| 11          |       |          |                           | Input Capture Event Signal          |  |  |  |  |

#### TABLE 20-4: AUXILIARY OUTPUT

### 20.6 SCCP/MCCP Control/Status Registers

#### REGISTER 20-1: CCPxCON1L: CCPx CONTROL 1 LOW REGISTERS

| R/W-0         | U-0   | R/W-0                  | R/W-0           | R/W-0             | R/W-0            | R/W-0            | R/W-0         |  |  |  |
|---------------|---|------------------------|-----------------|-------------------|------------------|------------------|---------------|--|--|--|
| CCPON         |   | CCPSIDL                | CCPSLP          | TMRSYNC           | CLKSEL2          | CLKSEL1          | CLKSEL0       |  |  |  |
| bit 15        |   |                        |                 |                   |                  |                  | bit 8         |  |  |  |
|               |   |                        |                 |                   |                  |                  |               |  |  |  |
| R/W-0         | R/W-0   | R/W-0                  | R/W-0           | R/W-0             | R/W-0            | R/W-0            | R/W-0         |  |  |  |
| TMRPS1        | TMRPS0  | T32                    | CCSEL           | MOD3              | MOD2             | MOD1             | MOD0          |  |  |  |
| bit 7         |   |                        |                 |                   |                  |                  | bit (         |  |  |  |
| Legend:       |   |                        |                 |                   |                  |                  |               |  |  |  |
| R = Readabl   | e hit   | W = Writable           | bit             | II = I Inimplem   | nented bit, read | 1 as 'N'         |               |  |  |  |
| -n = Value at |   | '1' = Bit is set       |                 | '0' = Bit is clea |                  | x = Bit is unkr  | own           |  |  |  |
|               |   | i – Dit is set         |                 |                   |                  |                  | IOWIT         |  |  |  |
| bit 15        | CCPON: CC   | Px Module Enal         | ble bit         |                   |                  |                  |               |  |  |  |
|               | 1 = Module i  | is enabled with        | an operating m  | node specified b  | by the MOD[3:0   | ] control bits   |               |  |  |  |
|               | 0 = Module i  | is disabled            |                 |                   |                  | -                |               |  |  |  |
| bit 14        | Unimplemer  | nted: Read as '        | כי              |                   |                  |                  |               |  |  |  |
| bit 13        | CCPSIDL: C  | CPx Stop in Idle       | e Mode Bit      |                   |                  |                  |               |  |  |  |
|               |   | nues module op         |                 |                   | le mode          |                  |               |  |  |  |
|               |   | es module opera        |                 | ode               |                  |                  |               |  |  |  |
| bit 12        | CCPSLP: CCPx Sleep Mode Enable bit  |                        |                 |                   |                  |                  |               |  |  |  |
|               | 1 = Module continues to operate in Sleep modes  |                        |                 |                   |                  |                  |               |  |  |  |
| bit 11        | <ul> <li>0 = Module does not operate in Sleep modes</li> <li>TMRSYNC: Time Base Clock Synchronization bit</li> </ul>        |                        |                 |                   |                  |                  |               |  |  |  |
|               | 1 = Asynchronous module time base clock is selected and synchronized to the internal system clocks                          |                        |                 |                   |                  |                  |               |  |  |  |
|               | $1 = Asynchronous module time base clock is selected and synchronized to the internal system clocks (CLKSEL[2:0] \neq 000)$ |                        |                 |                   |                  |                  |               |  |  |  |
|               |   | nous module            | time base clo   | ock is selecte    | d and does       | not require s    | ynchronizatio |  |  |  |
| h:+ 10 0      | •   | L[2:0] = 000)          |                 | a at bita         |                  |                  |               |  |  |  |
| bit 10-8      | =   | ]: CCPx Time E         | ase Clock Sel   | ect bits          |                  |                  |               |  |  |  |
|               | 111 = PPS T<br>110 = CLC4   | XCK input              |                 |                   |                  |                  |               |  |  |  |
|               | 101 = CLC3  |                        |                 |                   |                  |                  |               |  |  |  |
|               | 100 <b>= CLC2</b>   |                        |                 |                   |                  |                  |               |  |  |  |
|               | 011 = CLC1  |                        |                 |                   |                  |                  |               |  |  |  |
|               | 010 = Reserv  | vea<br>ence Clock (REI |                 |                   |                  |                  |               |  |  |  |
|               |   | ieral Clock (FP =      |                 |                   |                  |                  |               |  |  |  |
| bit 7-6       | TMRPS[1:0]  | : Time Base Pre        | escale Select b | its               |                  |                  |               |  |  |  |
|               | 11 <b>= 1:64 Pr</b>   | escaler                |                 |                   |                  |                  |               |  |  |  |
|               | 10 = 1:16 Pre   |                        |                 |                   |                  |                  |               |  |  |  |
|               | 01 = 1:4 Pres   |                        |                 |                   |                  |                  |               |  |  |  |
| bit 5         |   | ime Base Selec         | •t hit          |                   |                  |                  |               |  |  |  |
|               |   | -bit time base for     |                 | edae output co    | mnare or input   | canture functio  | n             |  |  |  |
|               |   |                        |                 |                   |                  | capture function |               |  |  |  |
|               |   |                        |                 |                   |                  | -                |               |  |  |  |
| bit 4         |   | oture/Compare N        | •               | •                 |                  |                  |               |  |  |  |
| bit 4         | CCSEL: Cap  |                        | Node Select bi  | •                 |                  |                  |               |  |  |  |

#### REGISTER 20-1: CCPxCON1L: CCPx CONTROL 1 LOW REGISTERS (CONTINUED)

bit 3-0 MOD[3:0]: CCPx Mode Select bits

#### For CCSEL = 1 (Input Capture modes):

- 1xxx = Reserved
- 011x = Reserved
- 0101 = Capture every 16th rising edge
- 0100 = Capture every 4th rising edge
- 0011 = Capture every rising and falling edge
- 0010 = Capture every falling edge
- 0001 = Capture every rising edge
- 0000 = Capture every rising and falling edge (Edge Detect mode)

#### For CCSEL = 0 (Output Compare/Timer modes):

- 1111 = External Input mode: Pulse generator is disabled, source is selected by ICS[2:0]
- 1110 = Reserved
- 110x = Reserved
- 10xx = Reserved
- 0111 = Reserved
- 0110 = Reserved
- 0101 = Dual Edge Compare mode, buffered
- 0100 = Dual Edge Compare mode
- 0011 = 16-Bit/32-Bit Single Edge mode, toggles output on compare match
- 0010 = 16-Bit/32-Bit Single Edge mode, drives output low on compare match
- 0001 = 16-Bit/32-Bit Single Edge mode, drives output high on compare match
- 0000 = 16-Bit/32-Bit Timer mode, output functions are disabled

| R/W-0                 | R/W-0  | U-0                                 | U-0            | R/W-0                                | R/W-0               | R/W-0               | R/W-0               |  |  |
|-----------------------|--|-------------------------------------|----------------|--------------------------------------|---------------------|---------------------|---------------------|--|--|
| OPSSRC <sup>(1)</sup> | RTRGEN <sup>(2)</sup>  |                                     |                | OPS3 <sup>(3)</sup>                  | OPS2 <sup>(3)</sup> | OPS1 <sup>(3)</sup> | OPS0 <sup>(3)</sup> |  |  |
| bit 15                |  |                                     |                |                                      | •                   | •                   | bit                 |  |  |
|                       |  |                                     |                |                                      |                     |                     |                     |  |  |
| R/W-0                 | R/W-0  | R/W-0                               | R/W-0          | R/W-0                                | R/W-0               | R/W-0               | R/W-0               |  |  |
| TRIGEN                | ONESHOT  | ALTSYNC                             | SYNC4          | SYNC3                                | SYNC2               | SYNC1               | SYNC0               |  |  |
| bit 7                 |  |                                     |                |                                      |                     |                     | bit                 |  |  |
| Legend:               |  |                                     |                |                                      |                     |                     |                     |  |  |
| R = Readable          | e bit  | W = Writable I                      | oit            | U = Unimplem                         | nented bit, read    | l as '0'            |                     |  |  |
| -n = Value at         | POR  | '1' = Bit is set                    |                | '0' = Bit is clea                    | ared                | x = Bit is unkn     | iown                |  |  |
|                       |  |                                     |                |                                      |                     |                     |                     |  |  |
| bit 15                | OPSSRC: Ou   | itput Postscaler                    | Source Sele    | ct bit <sup>(1)</sup>                |                     |                     |                     |  |  |
|                       |  |                                     |                | er output events                     | 5                   |                     |                     |  |  |
|                       |  | ostscaler scales                    |                | terrupt events                       |                     |                     |                     |  |  |
| bit 14                |  | trigger Enable                      |                |                                      |                     |                     |                     |  |  |
|                       |  | e can be retrigg<br>e may not be re | •              | en TRIGEN bit = $\perp$              | = 1                 |                     |                     |  |  |
| bit 13-12             |  | ted: Read as '0                     |                |                                      | ±                   |                     |                     |  |  |
| bit 11-8              | -  |                                     |                | ale Select bits <sup>(3)</sup>       | )                   |                     |                     |  |  |
|                       | <b>OPS3[3:0]:</b> CCPx Interrupt Output Postscale Select bits <sup>(3)</sup><br>1111 = Interrupt every 16th time base period match |                                     |                |                                      |                     |                     |                     |  |  |
|                       | 1110 = Interr  | upt every 15th t                    | ime base per   | iod match                            |                     |                     |                     |  |  |
|                       | <br>0100 = Intern  | upt every 5th tir                   | ne hase neric  | d match                              |                     |                     |                     |  |  |
|                       |  |                                     |                | d match or 4th i                     | input capture e     | vent                |                     |  |  |
|                       |  |                                     |                | od match or 3rd                      |                     |                     |                     |  |  |
|                       |  |                                     |                | od match or 2nd<br>od match or inpi  |                     |                     |                     |  |  |
| bit 7                 |  | Px Trigger Enat                     |                |                                      | ui capiule ever     | it.                 |                     |  |  |
|                       |  | peration of time                    |                | ed                                   |                     |                     |                     |  |  |
|                       |  | peration of time                    |                |                                      |                     |                     |                     |  |  |
| bit 6                 | ONESHOT: One-Shot Trigger Mode Enable bit  |                                     |                |                                      |                     |                     |                     |  |  |
|                       |  |                                     |                | gger duration is                     | set by OSCNT        | [2:0]               |                     |  |  |
|                       |  | t Trigger mode                      |                |                                      |                     |                     |                     |  |  |
| bit 5                 |  | CPx Clock Sele                      |                |                                      |                     | nal                 |                     |  |  |
|                       |  |                                     |                | dule synchroniza<br>gnal is the Time |                     |                     |                     |  |  |
| bit 4-0               |  | CPx Synchroni                       | -              | -                                    |                     |                     |                     |  |  |
|                       |  | -5 for the definit                  |                |                                      |                     |                     |                     |  |  |
| Note 1: Th            | is control bit ha  | as no function ir                   | Input Captur   | e modes.                             |                     |                     |                     |  |  |
|                       |  | as no function w                    |                |                                      |                     |                     |                     |  |  |
| <b>3</b> • Oi         | itnut nostecale i  | sottings from 1                     | 5 to 1.16 (01) | 0_1111 <b>) will re</b>              | sult in a FIFO h    | uffer overflow f    | or                  |  |  |

#### REGISTER 20-2: CCPxCON1H: CCPx CONTROL 1 HIGH REGISTERS

**3:** Output postscale settings, from 1:5 to 1:16 (0100-1111), will result in a FIFO buffer overflow for Input Capture modes.

| SYNC[4:0]   | Synchronization Source                                     |
|-------------|--|
| 00000       | None; Timer with Rollover on CCPxPR Match or FFFFh         |
| 00001       | Sync Output SCCP1  |
| 00010       | Sync Output SCCP2  |
| 00011       | Sync Output SCCP3  |
| 00100       | Sync Output SCCP4  |
| 00101-01000 | Reserved   |
| 01001       | INTO   |
| 01010       | INT1   |
| 01011       | INT2   |
| 01100       | UART1 RX Edge Detect                                       |
| 01101       | UART1 TX Edge Detect                                       |
| 01110       | UART2 RX Edge Detect                                       |
| 01111       | UART2 TX Edge Detect                                       |
| 10000       | CLC1 Output  |
| 10001       | CLC2 Output  |
| 10010       | CLC3 Output  |
| 10011       | CLC4 Output  |
| 10100       | UART3 RX Edge Detect                                       |
| 10101       | UART3 TX Edge Detect                                       |
| 10110       | Sync Output MCCP5  |
| 10111       | Comparator 1 Output  |
| 11000       | Comparator 2 Output  |
| 11001       | Comparator 3 Output  |
| 11010-11110 | Reserved   |
| 11111       | None; Timer with Auto-Rollover (FFFFh $\rightarrow$ 0000h) |

#### TABLE 20-5: SYNCHRONIZATION SOURCES

| R/W-0           | R/W-0                       | U-0   | R/W-0                           | U-0  | U-0              | U-0             | U-0             |  |
|-----------------|-----------------------------|---|---------------------------------|--|------------------|-----------------|-----------------|--|
| PWMRSEN         | ASDGM                       | —   | SSDG                            | —  | —                | —               | —               |  |
| bit 15          |                             |   |                                 |  |                  |                 | bit 8           |  |
|                 |                             |   |                                 |  |                  |                 |                 |  |
| R/W-0           | R/W-0                       | R/W-0   | R/W-0                           | R/W-0  | R/W-0            | R/W-0           | R/W-0           |  |
| ASDG7           | ASDG6                       | ASDG5   | ASDG4                           | ASDG3  | ASDG2            | ASDG1           | ASDG0           |  |
| bit 7           |                             |   |                                 |  |                  |                 | bit C           |  |
| Legend:         |                             |   |                                 |  |                  |                 |                 |  |
| R = Readable    | bit                         | W = Writable  | bit                             | U = Unimplem   | nented bit, read | d as '0'        |                 |  |
| -n = Value at F | POR                         | '1' = Bit is set  |                                 | '0' = Bit is clea                                    | ared             | x = Bit is unkr | nown            |  |
| bit 14          | ASDGM: CCF<br>1 = Waits unt | Px Auto-Shutdo  | own Gate Mode<br>e Base Reset o | e to resume PW<br>e Enable bit<br>or rollover for sh |                  |                 |                 |  |
| bit 13          | Unimplemented: Read as '0'  |   |                                 |  |                  |                 |                 |  |
| bit 12          | SSDG: CCPx                  | Software Shut   | down/Gate Co                    | ontrol bit   |                  |                 |                 |  |
|                 | ASDGM                       | forces auto-sl<br>bit still applies)<br>nodule operatic |                                 | r clock gate or                                      | input capture    | signal gate ev  | ent (setting of |  |
| bit 11-8        | Unimplemen                  | ted: Read as '  | )'                              |  |                  |                 |                 |  |
| bit 7-0         | 1 = ASDGx S                 |   | bled (see Tabl                  | Source Enable<br>e 20-6 for auto-                    |                  | ng sources)     |                 |  |

#### REGISTER 20-3: CCPxCON2L: CCPx CONTROL 2 LOW REGISTERS

#### TABLE 20-6: AUTO-SHUTDOWN AND GATING SOURCES

|             | Auto-Shutdown/Gating Source   |       |       |       |       |  |  |  |
|-------------|---|-------|-------|-------|-------|--|--|--|
| ASDG[x] Bit | SCCP1   | SCCP2 | SCCP3 | SCCP4 | MCCP5 |  |  |  |
| 0           | Comparator 1 Output   |       |       |       |       |  |  |  |
| 1           | Comparator 2 Output   |       |       |       |       |  |  |  |
| 2           | OCFC  |       |       |       |       |  |  |  |
| 3           |   |       | OCFD  |       |       |  |  |  |
| 4           | ICM1 <sup>(1)</sup> ICM2 <sup>(1)</sup> ICM3 <sup>(1)</sup> ICM4 <sup>(1)</sup> ICM5 <sup>(1)</sup> |       |       |       |       |  |  |  |
| 5           | CLC1 <sup>(1)</sup>   |       |       |       |       |  |  |  |
| 6           | OCFA <sup>(1)</sup>   |       |       |       |       |  |  |  |
| 7           | OCFB <sup>(1)</sup>   |       |       |       |       |  |  |  |

Note 1: Selected by Peripheral Pin Select (PPS).
| R/W-0              | U-0   | R/W-0                                     | R/W-0   | R/W-0                                | R/W-0                              | R/W-0   | R/W-0    |
|--------------------|---|---|---|--------------------------------------|------------------------------------|---|----------|
| OENSYNC            |   | OCFEN <sup>(1)</sup>                      | OCEEN <sup>(1)</sup>                                | OCDEN <sup>(1)</sup>                 | OCCEN <sup>(1)</sup>               | OCBEN <sup>(1)</sup>                                    | OCAEN    |
| bit 15             |   | •   |   |                                      |                                    |   | bit 8    |
| R/W-0              | R/W-0   | U-0                                       | R/W-0   | R/W-0                                | R/W-0                              | R/W-0   | R/W-0    |
| ICGSM1             | ICGSM0  |   | AUXOUT1   | AUXOUT0                              | ICS2                               | ICS1  | ICS0     |
| bit 7              |   |   | <u> </u>  | 1                                    |                                    | J   | bit (    |
| Legend:            |   |   |   |                                      |                                    |   |          |
| R = Readable       | e bit   | W = Writable                              | bit   | U = Unimplem                         | ented bit, read                    | d as '0'  |          |
| -n = Value at      | POR   | '1' = Bit is set                          |   | '0' = Bit is clea                    | ired                               | x = Bit is unkno  | own      |
| bit 15             | 1 = Update b<br>0 = Update b  | y output enable                           | e bits occurs or<br>e bits occurs in                | n the next Time                      | Base Reset o                       | r rollover  |          |
| bit 14<br>bit 13-8 | •   | ted: Read as 'd<br>Output Enable/         |   | (1)                                  |                                    |   |          |
|                    | 0 = OCMx pi<br>periphera  | n is not control<br>al multiplexed o      | led by the CCI<br>n the pin                         | Px module; the                       | pin is availabl                    | t compare or PV<br>le to the port loo                   |          |
| bit 7-6            | 11 = Reserve<br>10 = One-Sho<br>01 = One-Sho<br>00 = Level-Se   | ed<br>ot mode: Falling<br>ot mode: Rising | g edge from ga<br>l edge from ga<br>A high level fr | ting source ena<br>om gating sour    | ables future ca<br>bles future cap | apture events (IC<br>oture events (IC<br>future capture | DIS = 0) |
| bit 5              | Unimplemen  | ted: Read as '                            | )'  |                                      |                                    |   |          |
| bit 4-3            | AUXOUT[1:0  | ]: Auxiliary Out                          | put Signal on E                                     | Event Selection                      | bits                               |   |          |
|                    | 10 = Signal o   | utput is defined<br>se rollover eve       | l by module op                                      | t; no signal in T<br>erating mode (s |                                    | )   |          |
| bit 2-0            | 111 = CLC4 (<br>110 = CLC3 (<br>101 = CLC2 (<br>100 = CLC1 (<br>011 = Compa<br>010 = Compa<br>001 = Compa | output<br>output                          |   |                                      |                                    |   |          |

#### REGISTER 20-4: CCPxCON2H: CCPx CONTROL 2 HIGH REGISTERS



## REGISTER 20-5: CCPxCON3L: CCPx CONTROL 3 LOW REGISTERS<sup>(1)</sup>

| U-0     | U-0 | U-0   | U-0   | U-0   | U-0   | U-0   | U-0   |
|---------|-----|-------|-------|-------|-------|-------|-------|
| _       | _   | _     |       | —     | —     | _     | —     |
| bit 15  | •   |       |       |       |       |       | bit 8 |
|         |     |       |       |       |       |       |       |
| U-0     | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| —       | —   |       |       | DT[   | 5:0]  |       |       |
| bit 7   |     |       |       |       |       |       | bit 0 |
|         |     |       |       |       |       |       |       |
| Legend: |     |       |       |       |       |       |       |

| Logona            |                  |                            |                    |
|-------------------|------------------|----------------------------|--------------------|
| R = Readable bit  | W = Writable bit | U = Unimplemented bit, rea | d as '0'           |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared       | x = Bit is unknown |

#### bit 15-6 Unimplemented: Read as '0'

bit 5-0 DT[5:0]: CCPx Dead-Time Select bits
111111 = Inserts 63 dead-time delay periods between complementary output signals
111110 = Inserts 62 dead-time delay periods between complementary output signals
...
000010 = Inserts 2 dead-time delay periods between complementary output signals
000001 = Inserts 1 dead-time delay period between complementary output signals
000000 = Dead-time logic is disabled

**Note 1:** This register is implemented in the MCCP9 module only.

| R/W-0         | R/W-0  | R/W-0  | R/W-0  | U-0  | R/W-0   | R/W-0  | R/W-0                     |
|---------------|--|--|--|--|---|--|---------------------------|
| OETRIG        | OSCNT2   | OSCNT1   | OSCNT0   | —  | OUTM2 <sup>(1)</sup>  | OUTM1 <sup>(1)</sup>   | OUTM0 <sup>(1)</sup>      |
| bit 15        |  |  |  |  |   |  | bit 8                     |
|               |  |  |  |  |   |  |                           |
| U-0           | U-0  | R/W-0  | R/W-0  | R/W-0  | R/W-0   | R/W-0  | R/W-0                     |
| _             | —  | POLACE   | POLBDF <sup>(1)</sup>  | PSSACE1  | PSSACE0   | PSSBDF1 <sup>(1)</sup>   | PSSBDF0 <sup>(1</sup>     |
| bit 7         |  |  |  |  |   |  | bit (                     |
| Legend:       |  |  |  |  |   |  |                           |
| R = Readabl   | e bit  | W = Writable   | bit  | U = Unimpler   | nented bit, read  | d as '0'   |                           |
| -n = Value at | POR  | '1' = Bit is set   |  | '0' = Bit is cle   |   | x = Bit is unkn  | iown                      |
|               |  |  |  |  |   |  |                           |
| bit 15        | OETRIG: CCI  | Px Dead-Time   | Select bit   |  |   |  |                           |
|               |  | ered mode (TF<br>utput pin opera   |  | dule does not  | drive enabled   | output pins until  | l triggered               |
| bit 14-12     |  | One-Shot Eve   |  |  |   |  |                           |
|               | 111 = Extend<br>110 = Extend<br>101 = Extend<br>100 = Extend<br>011 = Extend<br>010 = Extend<br>001 = Extend | s one-shot eve<br>s one-shot eve<br>s one-shot eve<br>s one-shot eve<br>s one-shot eve<br>s one-shot eve<br>s one-shot eve |  | base periods (s<br>base periods (<br>base periods (<br>e base periods<br>base periods (<br>base period (th | even time base<br>six time base p<br>five time base<br>(four time base<br>three time base | periods total)<br>periods total)<br>e periods total)<br>e periods total) | I)                        |
| bit 11        |  | ted: Read as '   |  |  |   |  |                           |
| bit 10-8      | -  |  | Mode Control b   | its <sup>(1)</sup>   |   |  |                           |
|               | 100 <b>= Brush I</b><br>011 <b>= Reserv</b><br>010 <b>= Half-Br</b><br>001 <b>= Push-</b> P                  | Scan mode<br>DC Output mode<br>DC Output mod   | de, reverse<br>ode<br>de   |  |   |  |                           |
| bit 7-6       | Unimplement  | ted: Read as '   | 0'   |  |   |  |                           |
| bit 5         | POLACE: CC   | Px Output Pin  | s, OCMxA, OC   | MxC and OCM  | IxE, Polarity Co  | ontrol bit   |                           |
|               |  | n polarity is ac<br>n polarity is ac   |  |  |   |  |                           |
| bit 4         | 1 = Output pi  | Px Output Pin<br>n polarity is ac<br>n polarity is ac  |  | MxD and OCM  | lxF, Polarity Co  | ntrol bit <sup>(1)</sup>   |                           |
| bit 3-2       | PSSACE[1:0]  | : PWMx Outp  | ut Pins, OCMxA   | A, OCMxC and   | OCMxE, Shut   | down State Cor   | ntrol bits                |
|               | 11 = Pins are<br>10 = Pins are   | driven active v<br>driven inactive   | when a shutdow<br>e when a shutdo<br>n a shutdown e                  | vn event occur<br>own event occu   | S   |  |                           |
| bit 1-0       | 11 = Pins are<br>10 = Pins are   | driven active v<br>driven inactive   | ut Pins, OCMxE<br>when a shutdov<br>when a shutdo<br>edance state wh | vn event occur<br>own event occi   | s<br>urs  | down State Cor   | ntrol bits <sup>(1)</sup> |

#### REGISTER 20-6: CCPxCON3H: CCPx CONTROL 3 HIGH REGISTERS

**Note 1:** These bits are implemented in the MCCP9 module only.

| REGISTER 20-7: CCPxSTATL: CCPx STATUS REGISTER |
|--|
|--|

| U-0          | U-0             | U-0                                   | U-0              | U-0              | W1-0                      | U-0             | U-0            |
|--------------|-----------------|---------------------------------------|------------------|------------------|---------------------------|-----------------|----------------|
| _            | _               | —                                     |                  | —                | ICGARM                    | _               | _              |
| bit 15       |                 |                                       |                  |                  |                           |                 | bit 8          |
|              |                 |                                       |                  |                  |                           |                 |                |
| R-0          | W1-0            | W1-0                                  | R/C-0            | R/C-0            | R/C-0                     | R/C-0           | R/C-0          |
| CCPTRIG      | TRSET           | TRCLR                                 | ASEVT            | SCEVT            | ICDIS                     | ICOV            | ICBNE          |
| bit 7        |                 |                                       |                  |                  |                           |                 | bit 0          |
| Legend:      |                 | C = Clearable                         | > hit            |                  |                           |                 |                |
| R = Readab   | le bit          | W1 = Write '1                         |                  | U = Unimpler     | mented bit, read          | as '0'          |                |
| -n = Value a |                 | '1' = Bit is set                      | -                | '0' = Bit is cle |                           | x = Bit is unkn | own            |
| ii valao a   |                 |                                       |                  |                  |                           |                 |                |
| bit 15-11    | Unimplemen      | ted: Read as '                        | 0'               |                  |                           |                 |                |
| bit 10       | ICGARM: Inp     | out Capture Ga                        | te Arm bit       |                  |                           |                 |                |
|              |                 | to this location<br>= 01 or 10. Bit a |                  |                  | gating logic for a        | a one-shot gat  | te event when  |
| bit 9-8      |                 | ited: Read as '                       | -                | •••              |                           |                 |                |
| bit 7        | •               | CPx Trigger St                        |                  |                  |                           |                 |                |
|              | 1 = Timer ha    | s been triggere                       | ed and is runnir |                  |                           |                 |                |
| bit 6        |                 | x Trigger Set R                       |                  |                  |                           |                 |                |
|              | Writes '1' to t | his location to t                     | rigger the time  | r when TRIGE     | N = 1 (location a         | Iways reads a   | <b>s</b> '0'). |
| bit 5        |                 | Px Trigger Clea                       |                  |                  |                           |                 |                |
|              | Writes '1' to t | his location to o                     | cancel the time  | r trigger when   | TRIGEN = 1 (loo           | cation always r | reads as '0'). |
| bit 4        |                 | x Auto-Shutdov                        |                  |                  |                           |                 |                |
|              |                 | wn event is in  <br>Itputs operate r  |                  | x outputs are ir | n the shutdown s          | state           |                |
| bit 3        | SCEVT: Sing     | le Edge Compa                         | are Event Statu  | ıs bit           |                           |                 |                |
|              | •               | edge compare                          |                  |                  |                           |                 |                |
|              | -               | edge compare                          |                  | occurred         |                           |                 |                |
| bit 2        |                 | Capture x Disa                        |                  |                  |                           |                 |                |
|              |                 | Input Capture                         |                  |                  | e a capture even<br>event | t               |                |
| bit 1        |                 | Capture x Buffe                       |                  | -                |                           |                 |                |
|              | •               | it Capture x FIF                      |                  |                  |                           |                 |                |
|              | •               | it Capture x FIF                      |                  | ot overflowed    |                           |                 |                |
| bit 0        | =               | t Capture x Buf                       |                  |                  |                           |                 |                |
|              |                 | pture x buffer h<br>pture x buffer is |                  | ole              |                           |                 |                |
|              |                 |                                       | sempty           |                  |                           |                 |                |

# 21.0 CONFIGURABLE LOGIC CELL (CLC)

Note 1: This data sheet summarizes the features of the dsPIC33CK64MP105 family of devices. It is not intended to be a comprehensive reference source. For more information, refer to "Configurable Logic Cell (CLC)" (www.microchip.com/DS70005298) in the "dsPIC33/PIC24 Family Reference Manual". The information in this data sheet supersedes the information in the FRM. The Configurable Logic Cell (CLC) module allows the user to specify combinations of signals as inputs to a logic function and to use the logic output to control other peripherals or I/O pins. This provides greater flexibility and potential in embedded designs, since the CLC module can operate outside the limitations of software execution, and supports a vast amount of output designs.

There are four input gates to the selected logic function. These four input gates select from a pool of up to 32 signals that are selected using four data source selection multiplexers. Figure 21-1 shows an overview of the module.

Figure 21-3 shows the details of the data source multiplexers and Figure 21-2 shows the logic input gate connections.



## FIGURE 21-1: CLCx MODULE

# dsPIC33CK64MP105 FAMILY





## 21.1 Control Registers

The CLCx module is controlled by the following registers:

- CLCxCONL
- CLCxCONH
- CLCxSEL
- CLCxGLSL
- CLCxGLSH

The CLCx Control registers (CLCxCONL and CLCxCONH) are used to enable the module and interrupts, control the output enable bit, select output polarity and select the logic function. The CLCx Control registers also allow the user to control the logic polarity of not only the cell output, but also some intermediate variables. The CLCx Input MUX Select register (CLCxSEL) allows the user to select up to four data input sources using the four data input selection multiplexers. Each multiplexer has a list of eight data sources available.

The CLCx Gate Logic Input Select registers (CLCxGLSL and CLCxGLSH) allow the user to select which outputs from each of the selection MUXes are used as inputs to the input gates of the logic cell. Each data source MUX outputs both a true and a negated version of its output. All of these eight signals are enabled, ORed together by the logic cell input gates. If no inputs are selected (CLCxGLS = 0x00), the output will be zero or one, depending on the GxPOL bits.

#### REGISTER 21-1: CLCxCONL: CLCx CONTROL REGISTER (LOW)

| R/W-0         | U-0                          | U-0                  | U-0             | R/W-0            | R/W-0            | U-0             | U-0   |
|---------------|------------------------------|----------------------|-----------------|------------------|------------------|-----------------|-------|
| LCEN          | —                            | —                    | _               | INTP             | INTN             | —               | —     |
| bit 15        |                              |                      |                 |                  |                  |                 | bit 8 |
|               |                              |                      |                 |                  |                  |                 |       |
| R-0           | R-0                          | R/W-0                | U-0             | U-0              | R/W-0            | R/W-0           | R/W-0 |
| LCOE          | LCOUT                        | LCPOL                | —               | —                | MODE2            | MODE1           | MODE0 |
| bit 7         |                              |                      |                 |                  |                  |                 | bit 0 |
|               |                              |                      |                 |                  |                  |                 |       |
| Legend:       |                              |                      |                 |                  |                  |                 |       |
| R = Readabl   |                              | W = Writable         | oit             | •                | nented bit, read |                 |       |
| -n = Value at | POR                          | '1' = Bit is set     |                 | '0' = Bit is cle | ared             | x = Bit is unkr | nown  |
| bit 15        | LCEN: CLCx                   | Enabla bit           |                 |                  |                  |                 |       |
| DIL 15        |                              | enabled and mi       | xina innut siar | hals             |                  |                 |       |
|               |                              | disabled and ha      |                 |                  |                  |                 |       |
| bit 14-12     | Unimplement                  | ted: Read as '       | )'              |                  |                  |                 |       |
| bit 11        | INTP: CLCx F                 | Positive Edge Ir     | nterrupt Enabl  | e bit            |                  |                 |       |
|               |                              |                      |                 | ng edge occurs   | on LCOUT         |                 |       |
|               | •                            | will not be gene     |                 |                  |                  |                 |       |
| bit 10        |                              | Negative Edge        | •               |                  |                  |                 |       |
|               | •                            | will not be generate |                 | ing edge occurs  |                  |                 |       |
| bit 9-8       | •                            | ted: Read as '       |                 |                  |                  |                 |       |
| bit 7         | •                            | Port Enable bit      |                 |                  |                  |                 |       |
|               |                              | t pin output is e    |                 |                  |                  |                 |       |
|               | •                            | t pin output is c    |                 |                  |                  |                 |       |
| bit 6         |                              | x Data Output        | Status bit      |                  |                  |                 |       |
|               | 1 = CLCx out<br>0 = CLCx out | U U                  |                 |                  |                  |                 |       |
| bit 5         | •                            | x Output Polari      | ty Control bit  |                  |                  |                 |       |
| bit 5         |                              | ut of the modul      |                 |                  |                  |                 |       |
|               |                              | ut of the modul      |                 | ed               |                  |                 |       |
| bit 4-3       | Unimplement                  | ted: Read as '       | )'              |                  |                  |                 |       |
|               |                              |                      |                 |                  |                  |                 |       |

#### REGISTER 21-1: CLCxCONL: CLCx CONTROL REGISTER (LOW) (CONTINUED)

- bit 2-0 **MODE[2:0]:** CLCx Mode bits
  - 111 = Single input transparent latch with S and R
  - 110 = JK flip-flop with R
  - 101 = Two-input D flip-flop with R
  - 100 = Single input D flip-flop with S and R
  - 011 = SR latch
  - 010 = Four-input AND
  - 001 = Four-input OR-XOR
  - 000 = Four-input AND-OR

#### REGISTER 21-2: CLCxCONH: CLCx CONTROL REGISTER (HIGH)

| U-0    | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0   |
|--------|-----|-----|-----|-----|-----|-----|-------|
| —      | —   | —   | —   | —   | —   | —   | —     |
| bit 15 |     |     |     |     |     |     | bit 8 |

| U-0   | U-0 | U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|-------|-----|-----|-----|-------|-------|-------|-------|
| —     | —   | —   | —   | G4POL | G3POL | G2POL | G1POL |
| bit 7 |     |     |     |       |       |       | bit 0 |

#### Legend:

| Legenu.           |                  |                             |                    |  |
|-------------------|------------------|-----------------------------|--------------------|--|
| R = Readable bit  | W = Writable bit | U = Unimplemented bit, read | d as '0'           |  |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared        | x = Bit is unknown |  |

| bit 15-4 | Unimplemented: Read as '0'   |
|----------|--|
| bit 3    | G4POL: Gate 4 Polarity Control bit   |
|          | <ul><li>1 = Channel 4 logic output is inverted when applied to the logic cell</li><li>0 = Channel 4 logic output is not inverted</li></ul> |
| bit 2    | G3POL: Gate 3 Polarity Control bit   |
|          | <ul><li>1 = Channel 3 logic output is inverted when applied to the logic cell</li><li>0 = Channel 3 logic output is not inverted</li></ul> |
| bit 1    | G2POL: Gate 2 Polarity Control bit   |
|          | <ul><li>1 = Channel 2 logic output is inverted when applied to the logic cell</li><li>0 = Channel 2 logic output is not inverted</li></ul> |
| bit 0    | G1POL: Gate 1 Polarity Control bit   |
|          | <ul><li>1 = Channel 1 logic output is inverted when applied to the logic cell</li><li>0 = Channel 1 logic output is not inverted</li></ul> |

| U-0          | R/W-0   | R/W-0  | R/W-0   | U-0                           | R/W-0           | R/W-0           | R/W-0 |
|--------------|---|--|---|-------------------------------|-----------------|-----------------|-------|
| —            |   | DS4[2:0]   |   | —                             |                 | DS3[2:0]        |       |
| bit 15       |   |  |   |                               |                 |                 | bit   |
| U-0          | R/W-0   | R/W-0  | R/W-0   | U-0                           | R/W-0           | R/W-0           | R/W-0 |
| _            |   | DS2[2:0]   |   |                               |                 | DS1[2:0]        |       |
| bit 7        |   |  |   |                               |                 |                 | bit   |
| Legend:      |   |  |   |                               |                 |                 |       |
| R = Readabl  | e bit   | W = Writable b   | pit   | U = Unimpler                  | nented bit, rea | ad as '0'       |       |
| n = Value at | POR   | '1' = Bit is set   |   | '0' = Bit is cle              | ared            | x = Bit is unkn | own   |
| bit 15       | Unimpleme   | nted: Read as '0   | ,   |                               |                 |                 |       |
| bit 14-12    | <b>DS4[2:0]:</b> D  | ata Selection ML   | IX 4 Signal S                                 | election bits                 |                 |                 |       |
|              | 110 = SCCF<br>101 = CLCII<br>100 = Reser<br>011 = SPI1  | rved<br>Input (SDIx) <sup>(1)</sup><br>parator 3 output<br>coutput |   |                               |                 |                 |       |
| bit 11       | Unimpleme   | nted: Read as '0   | ,   |                               |                 |                 |       |
| bit 10-8     | 111 = SCCF<br>110 = SCCF<br>101 = CLC4<br>100 = UART<br>011 = SPI1                                | T1 RX output corr<br>Output (SDOx) c<br>parator 2 output<br>output | nt Flag (CCP<br>nt Flag (CCP<br>responding to | 4IF)<br>3IF)<br>o CLCx module | le(1)           |                 |       |
| bit 7        | Unimpleme   | nted: Read as '0   | ,   |                               |                 |                 |       |
| bit 6-4      | 111 = SCCF<br>110 = SCCF<br>101 = Reser<br>100 = Reser<br>011 = UART<br>010 = Comp<br>001 = Reser | rved<br>T1 TX input corre<br>parator 1 output<br>rved              | out<br>out                                    |                               |                 |                 |       |
|              | ((())) = ((()))   | NB I/O pin   |   |                               |                 |                 |       |
| bit 3        |   | NB I/O pin<br><b>nted:</b> Read as '0                              | ,   |                               |                 |                 |       |

#### REGISTER 21-3: CLCxSEL: CLCx INPUT MUX SELECT REGISTER

#### REGISTER 21-3: CLCxSEL: CLCx INPUT MUX SELECT REGISTER (CONTINUED)

- bit 2-0 **DS1[2:0]:** Data Selection MUX 1 Signal Selection bits
  - 111 = SCCP4 auxiliary out
  - 110 = SCCP2 auxiliary out
  - 101 = Reserved
  - 100 = REFCLKO output
  - 011 = INTRC/LPRC clock source
  - 010 = CLC3 out
  - 001 = System clock (FCY)
  - 000 = CLCINA I/O pin
- Note 1: Valid only when SPI is used on PPS.

| R/W-0         | R/W-0   | R/W-0                                    | R/W-0          | R/W-0             | R/W-0           | R/W-0           | R/W-0 |  |  |
|---------------|---|--|----------------|-------------------|-----------------|-----------------|-------|--|--|
| G2D4T         | G2D4N   | G2D3T                                    | G2D3N          | G2D2T             | G2D2N           | G2D1T           | G2D1N |  |  |
| bit 15        |   |  | 1              |                   | l               | 1               | bit 8 |  |  |
| R/W-0         | R/W-0   | R/W-0                                    | R/W-0          | R/W-0             | R/W-0           | R/W-0           | R/W-0 |  |  |
| G1D4T         | G1D4N   | G1D3T                                    | G1D3N          | G1D2T             | G1D2N           | G1D1T           | G1D1N |  |  |
| bit 7         |   |  | 1              | 1                 | 1               |                 | bit C |  |  |
| Legend:       |   |  |                |                   |                 |                 |       |  |  |
| R = Readable  | e bit   | W = Writable                             | bit            | U = Unimplen      | nented bit, rea | d as '0'        |       |  |  |
| -n = Value at | POR   | '1' = Bit is set                         |                | '0' = Bit is clea | ared            | x = Bit is unkr | nown  |  |  |
|               |   |  |                |                   |                 |                 |       |  |  |
| bit 15        |   | 2 Data Source                            |                |                   |                 |                 |       |  |  |
|               |   | rce 4 signal is o<br>rce 4 signal is o   |                |                   |                 |                 |       |  |  |
| bit 14        |   | e 2 Data Source                          |                |                   |                 |                 |       |  |  |
|               |   | Irce 4 inverted                          | -              |                   |                 |                 |       |  |  |
|               |   | rce 4 inverted                           | U U            |                   |                 |                 |       |  |  |
| bit 13        | G2D3T: Gate   | e 2 Data Source                          | 3 True Enable  | bit               |                 |                 |       |  |  |
|               |   | irce 3 signal is o<br>irce 3 signal is o |                |                   |                 |                 |       |  |  |
| bit 12        | G2D3N: Gate 2 Data Source 3 Negated Enable bit  |  |                |                   |                 |                 |       |  |  |
|               |   | rce 3 inverted s                         | •              |                   |                 |                 |       |  |  |
| bit 11        | G2D2T: Gate 2 Data Source 2 True Enable bit   |  |                |                   |                 |                 |       |  |  |
|               |   | irce 2 signal is o<br>irce 2 signal is o |                |                   |                 |                 |       |  |  |
| bit 10        | G2D2N: Gate 2 Data Source 2 Negated Enable bit  |  |                |                   |                 |                 |       |  |  |
|               |   | rce 2 inverted s                         |                |                   |                 |                 |       |  |  |
| bit 9         | <b>G2D1T:</b> Gate 2 Data Source 1 True Enable bit  |  |                |                   |                 |                 |       |  |  |
|               |   | irce 1 signal is o<br>irce 1 signal is o |                |                   |                 |                 |       |  |  |
| bit 8         | G2D1N: Gate   | e 2 Data Source                          | e 1 Negated Er | able bit          |                 |                 |       |  |  |
|               |   | rce 1 inverted s                         | -              |                   |                 |                 |       |  |  |
| bit 7         | G1D4T: Gate 1 Data Source 4 True Enable bit   |  |                |                   |                 |                 |       |  |  |
|               |   | irce 4 signal is o<br>irce 4 signal is o |                |                   |                 |                 |       |  |  |
| bit 6         | <ul> <li>0 = Data Source 4 signal is disabled for Gate 1</li> <li>G1D4N: Gate 1 Data Source 4 Negated Enable bit</li> </ul> |  |                |                   |                 |                 |       |  |  |
|               |   | rce 4 inverted s                         | -              |                   |                 |                 |       |  |  |
| bit 5         |   | e 1 Data Source                          | -              |                   |                 |                 |       |  |  |
|               |   | irce 3 signal is o<br>irce 3 signal is o |                |                   |                 |                 |       |  |  |
| bit 4         | G1D3N: Gate   | e 1 Data Source                          | e 3 Negated Er | able bit          |                 |                 |       |  |  |
|               |   | rce 3 inverted s                         |                |                   |                 |                 |       |  |  |

## REGISTER 21-4: CLCxGLSL: CLCx GATE LOGIC INPUT SELECT LOW REGISTER

## REGISTER 21-4: CLCxGLSL: CLCx GATE LOGIC INPUT SELECT LOW REGISTER (CONTINUED)

| bit 3 | G1D2T: Gate 1 Data Source 2 True Enable bit  |
|-------|--|
|       | 1 = Data Source 2 signal is enabled for Gate 1   |
|       | 0 = Data Source 2 signal is disabled for Gate 1  |
| bit 2 | G1D2N: Gate 1 Data Source 2 Negated Enable bit   |
|       | 1 = Data Source 2 inverted signal is enabled for Gate 1<br>0 = Data Source 2 inverted signal is disabled for Gate 1      |
| bit 1 | G1D1T: Gate 1 Data Source 1 True Enable bit  |
|       | <ul><li>1 = Data Source 1 signal is enabled for Gate 1</li><li>0 = Data Source 1 signal is disabled for Gate 1</li></ul> |
| bit 0 | G1D1N: Gate 1 Data Source 1 Negated Enable bit   |
|       | 1 = Data Source 1 inverted signal is enabled for Gate 1<br>0 = Data Source 1 inverted signal is disabled for Gate 1      |

| R/W-0         | R/W-0   | R/W-0                                    | R/W-0           | R/W-0             | R/W-0           | R/W-0           | R/W-0 |  |  |  |
|---------------|---|--|-----------------|-------------------|-----------------|-----------------|-------|--|--|--|
| G4D4T         | G4D4N   | G4D3T                                    | G4D3N           | G4D2T             | G4D2N           | G4D1T           | G4D1N |  |  |  |
| bit 15        |   |  |                 | 1                 |                 |                 | bit 8 |  |  |  |
| R/W-0         | R/W-0   | R/W-0                                    | R/W-0           | R/W-0             | R/W-0           | R/W-0           | R/W-0 |  |  |  |
| G3D4T         | G3D4N   | G3D3T                                    | G3D3N           | G3D2T             | G3D2N           | G3D1T           | G3D1N |  |  |  |
| pit 7         |   |  |                 |                   |                 |                 | bit 0 |  |  |  |
| Legend:       |   |  |                 |                   |                 |                 |       |  |  |  |
| R = Readabl   | e bit   | W = Writable                             | bit             | U = Unimplen      | nented bit, rea | d as '0'        |       |  |  |  |
| -n = Value at |   | '1' = Bit is set                         |                 | '0' = Bit is clea |                 | x = Bit is unkr | lown  |  |  |  |
|               |   |  |                 |                   |                 |                 |       |  |  |  |
| bit 15        | G4D4T: Gate   | e 4 Data Source                          | 4 True Enable   | bit               |                 |                 |       |  |  |  |
|               | 1 = Data Sou  | irce 4 signal is e                       | enabled for Gat | te 4              |                 |                 |       |  |  |  |
|               |   | irce 4 signal is o                       |                 |                   |                 |                 |       |  |  |  |
| bit 14        | G4D4N: Gate   | e 4 Data Source                          | e 4 Negated Er  | able bit          |                 |                 |       |  |  |  |
|               |   | rce 4 inverted                           |                 |                   |                 |                 |       |  |  |  |
|               |   | Irce 4 inverted s                        | •               |                   |                 |                 |       |  |  |  |
| bit 13        |   | 4 Data Source                            |                 |                   |                 |                 |       |  |  |  |
|               | <ol> <li>Data Source 3 signal is enabled for Gate 4</li> <li>Data Source 3 signal is disabled for Gate 4</li> </ol> |  |                 |                   |                 |                 |       |  |  |  |
| pit 12        | •   |  |                 |                   |                 |                 |       |  |  |  |
| Л 12          | <b>G4D3N:</b> Gate 4 Data Source 3 Negated Enable bit<br>1 = Data Source 3 inverted signal is enabled for Gate 4    |  |                 |                   |                 |                 |       |  |  |  |
|               | 0 = Data Source 3 inverted signal is disabled for Gate 4  |  |                 |                   |                 |                 |       |  |  |  |
| oit 11        | <b>G4D2T:</b> Gate 4 Data Source 2 True Enable bit  |  |                 |                   |                 |                 |       |  |  |  |
|               |   | irce 2 signal is e<br>irce 2 signal is e |                 |                   |                 |                 |       |  |  |  |
| bit 10        | <b>G4D2N:</b> Gate 4 Data Source 2 Negated Enable bit   |  |                 |                   |                 |                 |       |  |  |  |
|               |   | rce 2 inverted s                         |                 |                   |                 |                 |       |  |  |  |
| bit 9         | <b>G4D1T:</b> Gate 4 Data Source 1 True Enable bit  |  |                 |                   |                 |                 |       |  |  |  |
|               | 1 = Data Sou  | irce 1 signal is e                       | enabled for Gat | te 4              |                 |                 |       |  |  |  |
|               | 0 = Data Source 1 signal is disabled for Gate 4   |  |                 |                   |                 |                 |       |  |  |  |
| bit 8         | G4D1N: Gate   | e 4 Data Source                          | e 1 Negated Er  | able bit          |                 |                 |       |  |  |  |
|               |   | Irce 1 inverted s<br>Irce 1 inverted s   | •               |                   |                 |                 |       |  |  |  |
| bit 7         | G3D4T: Gate 3 Data Source 4 True Enable bit   |  |                 |                   |                 |                 |       |  |  |  |
|               |   | irce 4 signal is e<br>irce 4 signal is e |                 |                   |                 |                 |       |  |  |  |
| bit 6         | G3D4N: Gate   | e 3 Data Source                          | e 4 Negated Er  | able bit          |                 |                 |       |  |  |  |
|               |   | rce 4 inverted s                         | -               |                   |                 |                 |       |  |  |  |
| bit 5         | G3D3T: Gate   | e 3 Data Source                          | 3 True Enable   | bit               |                 |                 |       |  |  |  |
|               |   | irce 3 signal is e<br>irce 3 signal is e |                 |                   |                 |                 |       |  |  |  |
| bit 4         | G3D3N: Gate   | e 3 Data Source                          | e 3 Negated Er  | able bit          |                 |                 |       |  |  |  |
|               |   | rce 3 inverted                           | -               |                   |                 |                 |       |  |  |  |

## REGISTER 21-5: CLCxGLSH: CLCx GATE LOGIC INPUT SELECT HIGH REGISTER

## REGISTER 21-5: CLCxGLSH: CLCx GATE LOGIC INPUT SELECT HIGH REGISTER (CONTINUED)

| bit 3 | G3D2T: Gate 3 Data Source 2 True Enable bit  |
|-------|--|
|       | 1 = Data Source 2 signal is enabled for Gate 3   |
|       | 0 = Data Source 2 signal is disabled for Gate 3  |
| bit 2 | G3D2N: Gate 3 Data Source 2 Negated Enable bit   |
|       | <ul><li>1 = Data Source 2 inverted signal is enabled for Gate 3</li><li>0 = Data Source 2 inverted signal is disabled for Gate 3</li></ul> |
| bit 1 | G3D1T: Gate 3 Data Source 1 True Enable bit  |
|       | 1 = Data Source 1 signal is enabled for Gate 3   |
|       | 0 = Data Source 1 signal is disabled for Gate 3  |
| bit 0 | G3D1N: Gate 3 Data Source 1 Negated Enable bit   |
|       | $\ensuremath{\mathtt{1}}$ = Data Source 1 inverted signal is enabled for Gate 3  |
|       | 0 = Data Source 1 inverted signal is disabled for Gate 3   |

NOTES:

# 22.0 PERIPHERAL TRIGGER GENERATOR (PTG)

| Note 1: | This data sheet summarizes the features |
|---------|---|
|         | of the dsPIC33CK64MP105 family of       |
|         | devices. It is not intended to be a     |
|         | comprehensive reference source. To      |
|         | complement the information in this data |
|         | sheet, refer to "Peripheral Trigger     |
|         | Generator (PTG)" (www.microchip.com/    |
|         | DS70000669) in the "dsPIC33/PIC24       |
|         | Family Reference Manual".               |

The dsPIC33CK64MP105 family Peripheral Trigger Generator (PTG) module is a user-programmable sequencer that is capable of generating complex trigger signal sequences to coordinate the operation of other peripherals. The PTG module is designed to interface with the modules, such as an Analog-to-Digital Converter (ADC), output compare and PWM modules, timers and interrupt controllers.

#### 22.1 Features

- Behavior is Step Command Driven:
  - Step commands are eight bits wide
- Commands are Stored in a Step Queue:
  - Queue depth is up to 32 entries
- Programmable Step execution time (Step delay)
- Supports the Command Sequence Loop:
  - Can be nested one-level deep
  - Conditional or unconditional loop
  - Two 16-bit loop counters
- 15 Hardware Input Triggers:
  - Sensitive to either positive or negative edges, or a high or low level
- One Software Input Trigger
- Generates up to 32 Unique Output Trigger Signals
- · Generates Two Types of Trigger Outputs:
  - Individual
  - Broadcast
- Generates up to Ten Unique Interrupt Signals
- Two 16-Bit General Purpose Timers
- Flexible Self-Contained Watchdog Timer (WDT) to Set an Upper Limit to Trigger Wait Time
- Single-Step Command Capability in Debug mode
- Selectable Clock (System, Pulse-Width Modulator (PWM) or ADC)
- Programmable Clock Divider





# 22.2 PTG Control/Status Registers

#### REGISTER 22-1: PTGCST: PTG CONTROL/STATUS LOW REGISTER

| R/W-0  | U-0 | R/W-0   | R/W-0   | U-0 | HC/R/W-0              | R/W-0                  | R/W-0   |
|--------|-----|---------|---------|-----|-----------------------|------------------------|---------|
| PTGEN  | _   | PTGSIDL | PTGTOGL | —   | PTGSWT <sup>(2)</sup> | PTGSSEN <sup>(3)</sup> | PTGIVIS |
| bit 15 |     |         |         |     |                       |                        | bit 8   |

| HC/R/W-0    | HS/R/W-0 | HS/HC/R/W-0 | U-0 | U-0 | U-0 | R/W-0                  | R/W-0                  |
|-------------|----------|-------------|-----|-----|-----|------------------------|------------------------|
| PTGSTRT     | PTGWDTO  | PTGBUSY     | —   | —   | —   | PTGITM1 <sup>(1)</sup> | PTGITM0 <sup>(1)</sup> |
| bit 7 bit 0 |          |             |     |     |     |                        |                        |

| Legend:           | HC = Hardware Clearable bit | HS = Hardware Settable bit              |
|-------------------|-----------------------------|---|
| R = Readable bit  | W = Writable bit            | U = Unimplemented bit, read as '0'      |
| -n = Value at POR | '1' = Bit is set            | '0' = Bit is cleared x = Bit is unknown |

| bit 15 | 5  | PTGEN: PTG Enable bit  |
|--------|----|--|
|        |    | 1 = PTG is enabled   |
|        |    | 0 = PTG is disabled  |
| bit 14 | 1  | Unimplemented: Read as '0'   |
| bit 13 | 3  | PTGSIDL: PTG Freeze in Debug Mode bit  |
|        |    | 1 = Halts PTG operation when device is Idle  |
|        |    | 0 = PTG operation continues when device is Idle  |
| bit 12 | 2  | PTGTOGL: PTG Toggle Trigger Output bit   |
|        |    | 1 = Toggles state of TRIG output for each execution of PTGTRIG   |
|        |    | 0 = Generates a single TRIG pulse for each execution of PTGTRIG  |
| bit 11 | l  | Unimplemented: Read as '0'   |
| bit 10 | )  | PTGSWT: PTG Software Trigger bit <sup>(2)</sup>  |
|        |    | 1 = Toggles state of TRIG output for each execution of PTGTRIG   |
|        |    | 0 = Generates a single TRIG pulse for each execution of PTGTRIG  |
| bit 9  |    | PTGSSEN: PTG Single-Step Command bit <sup>(3)</sup>  |
|        |    | 1 = Enables single step when in Debug mode   |
|        |    | 0 = Disables single step   |
| bit 8  |    | PTGIVIS: PTG Counter/Timer Visibility bit  |
|        |    | 1 = Reading the PTGSDLIM, PTGCxLIM or PTGTxLIM registers returns the current values of their   |
|        |    | corresponding Counter/Timer registers (PTGSDLIM, PTGCxLIM and PTGTxLIM)<br>0 = Reading the PTGSDLIM, PTGCxLIM or PTGTxLIM registers returns the value of these Limit registers |
| L:1 7  |    |  |
| bit 7  |    | PTGSTRT: PTG Start Sequencer bit   |
|        |    | <ul> <li>1 = Starts to sequentially execute the commands (Continuous mode)</li> <li>0 = Stops executing the commands</li> </ul>  |
| bit 6  |    | PTGWDTO: PTG Watchdog Timer Time-out Status bit  |
|        |    | 1 = PTG Watchdog Timer has timed out   |
|        |    | 0 = PTG Watchdog Timer has not timed out   |
| bit 5  |    | PTGBUSY: PTG State Machine Busy bit  |
| on o   |    | 1 = PTG is running on the selected clock source; no SFR writes are allowed to PTGCLK[2:0] or   |
|        |    | PTGDIV[4:0]  |
|        |    | 0 = PTG state machine is not running   |
| Note   | 1: | These bits apply to the PTGWHI and PTGWLO commands only.   |
|        | 2: | This bit is only used with the PTGCTRL Step command software trigger option.   |
|        |    |  |

**3:** The PTGSSEN bit may only be written when in Debug mode.

#### REGISTER 22-1: PTGCST: PTG CONTROL/STATUS LOW REGISTER (CONTINUED)

- bit 4-2 Unimplemented: Read as '0'
- bit 1-0 **PTGITM[1:0]:** PTG Input Trigger Operation Selection bit<sup>(1)</sup>
  - 11 = Single-level detect with Step delay not executed on exit of command (regardless of the PTGCTRL command) (Mode 3)
  - 10 = Single-level detect with Step delay executed on exit of command (Mode 2)
  - 01 = Continuous edge detect with Step delay not executed on exit of command (regardless of the PTGCTRL command) (Mode 1)
  - 00 = Continuous edge detect with Step delay executed on exit of command (Mode 0)
- Note 1: These bits apply to the PTGWHI and PTGWLO commands only.
  - 2: This bit is only used with the PTGCTRL Step command software trigger option.
  - 3: The PTGSSEN bit may only be written when in Debug mode.

|  | REGISTER 22-2: | PTGCON: PTG CONTROL/STATUS HIGH REGISTER |
|--|----------------|--|
|--|----------------|--|

| R/W-0           | R/W-0  | R/W-0  | R/W-0  | R/W-0  | R/W-0            | R/W-0           | R/W-0   |  |  |  |
|-----------------|--|--|--|--|------------------|-----------------|---------|--|--|--|
| PTGCLK2         | PTGCLK1  | PTGCLK0  | PTGDIV4  | PTGDIV3  | PTGDIV2          | PTGDIV1         | PTGDIV0 |  |  |  |
| bit 15          | •  | ·  |  |  |                  |                 | bit 8   |  |  |  |
| R/W-0           | R/W-0  | R/W-0  | R/W-0  | U-0  | R/W-0            | R/W-0           | R/W-0   |  |  |  |
| PTGPWD3         | PTGPWD2  | PTGPWD1  | PTGPWD0  | _  | PTGWDT2          | PTGWDT1         | PTGWDT0 |  |  |  |
| bit 7           |  |  |  |  |                  |                 | bit     |  |  |  |
| Legend:         |  |  |  |  |                  |                 |         |  |  |  |
| R = Readable    | bit  | W = Writable   | bit  | U = Unimpler   | mented bit, read | l as '0'        |         |  |  |  |
| -n = Value at F |  | '1' = Bit is set   |  | '0' = Bit is cle   |                  | x = Bit is unkr | nown    |  |  |  |
|                 |  |  |  | 0 2110 010   |                  |                 |         |  |  |  |
| bit 15-13       | 111 = CLC1<br>110 = PLL VC<br>101 = Reserv<br>100 = Reserv<br>011 = Input fr<br>010 = PTG m<br>001 = PTG m   | red<br>rom Timer1 Clo<br>lodule clock so<br>lodule clock so  | it<br>ck pin, T1CK<br>urce will be AI<br>urce will be Fo   | DC clock<br>DSC  |                  |                 |         |  |  |  |
| bit 12-8        | 000 = PTG module clock source will be Fosc/2 (FP)<br><b>PTGDIV[4:0]:</b> PTG Module Clock Prescaler (Divider) bits<br>11111 = Divide-by-32<br>11110 = Divide-by-31<br><br>00001 = Divide-by-2<br>200001 = Divide by-2  |  |  |  |                  |                 |         |  |  |  |
| bit 7-4         | <pre>00000 = Divide-by-1 PTGPWD[3:0]: PTG Trigger Output Pulse-Width (in PTG clock cycles) bits 1111 = All trigger outputs are 16 PTG clock cycles wide 1110 = All trigger outputs are 15 PTG clock cycles wide 0001 = All trigger outputs are 2 PTG clock cycles wide 0000 = All trigger outputs are 1 PTG clock cycle wide</pre> |  |  |  |                  |                 |         |  |  |  |
| bit 3           | Unimplemen   | ted: Read as '   | o'   |  |                  |                 |         |  |  |  |
| bit 2-0         | PTGWDT[2:0]: PTG Watchdog Timer Time-out Selection bits  |  |  |  |                  |                 |         |  |  |  |
|                 | 110 = Watcho<br>101 = Watcho<br>100 = Watcho<br>011 = Watcho<br>010 = Watcho<br>001 = Watcho   | dog Timer will t<br>dog Timer is dis | ime out after 2<br>ime out after 1<br>ime out after 6<br>ime out after 3<br>ime out after 1<br>ime out after 8 | 56 PTG clock<br>28 PTG clock<br>4 PTG clocks<br>2 PTG clocks<br>6 PTG clocks | s                |                 |         |  |  |  |

# REGISTER 22-3: PTGBTE: PTG BROADCAST TRIGGER ENABLE LOW REGISTER<sup>(1)</sup>

| R/W-0                             | R/W-0 | R/W-0            | R/W-0        | R/W-0             | R/W-0     | R/W-0          | R/W-0 |
|-----------------------------------|-------|------------------|--------------|-------------------|-----------|----------------|-------|
|                                   |       |                  | PTGBT        | E[15:8]           |           |                |       |
| bit 15                            |       |                  |              |                   |           |                | bit 8 |
|                                   |       |                  |              |                   |           |                |       |
| R/W-0                             | R/W-0 | R/W-0            | R/W-0        | R/W-0             | R/W-0     | R/W-0          | R/W-0 |
|                                   |       |                  | PTGB         | FE[7:0]           |           |                |       |
| bit 7                             |       |                  |              |                   |           |                | bit 0 |
|                                   |       |                  |              |                   |           |                |       |
| Legend:                           |       |                  |              |                   |           |                |       |
| R = Readable bit W = Writable bit |       |                  | U = Unimplem | nented bit, rea   | id as '0' |                |       |
| -n = Value at POR '1' = Bi        |       | '1' = Bit is set |              | '0' = Bit is clea | ared      | x = Bit is unł | known |

bit 15-0 **PTGBTE[15:0]:** PTG Broadcast Trigger Enable bits

1 = Generates trigger when the broadcast command is executed

0 = Does not generate trigger when the broadcast command is executed

Note 1: These bits are read-only when the module is executing Step commands.

#### REGISTER 22-4: PTGBTEH: PTG BROADCAST TRIGGER ENABLE HIGH REGISTER<sup>(1)</sup>

| R/W-0           | R/W-0 | R/W-0            | R/W-0 | R/W-0             | R/W-0           | R/W-0           | R/W-0 |
|-----------------|-------|------------------|-------|-------------------|-----------------|-----------------|-------|
|                 |       |                  | PTGE  | BTE[31:24]        |                 |                 |       |
| bit 15          |       |                  |       |                   |                 |                 | bit 8 |
|                 |       |                  |       |                   |                 |                 |       |
| R/W-0           | R/W-0 | R/W-0            | R/W-0 | R/W-0             | R/W-0           | R/W-0           | R/W-0 |
|                 |       |                  | PTGE  | BTE[23:16]        |                 |                 |       |
| bit 7           |       |                  |       |                   |                 |                 | bit 0 |
| Legend:         |       |                  |       |                   |                 |                 |       |
| R = Readable    | bit   | W = Writable b   | it    | U = Unimplen      | nented bit, rea | d as '0'        |       |
| -n = Value at I | POR   | '1' = Bit is set |       | '0' = Bit is clea | ared            | x = Bit is unkr | nown  |

bit 15-0 **PTGBTE[31:16]:** PTG Broadcast Trigger Enable bits

1 = Generates trigger when the broadcast command is executed

0 = Does not generate trigger when the broadcast command is executed

| REGISTER 22-5: PTGHC | DLD: PTG HOLD REGISTER(1) |
|----------------------|---------------------------|
|----------------------|---------------------------|

| R/W-0   | R/W-0 | R/W-0 | R/W-0 | R/W-0    | R/W-0 | R/W-0 | R/W-0 |
|---------|-------|-------|-------|----------|-------|-------|-------|
|         |       |       | PTGHO | _D[15:8] |       |       |       |
| bit 15  |       |       |       |          |       |       | bit 8 |
|         |       |       |       |          |       |       |       |
| R/W-0   | R/W-0 | R/W-0 | R/W-0 | R/W-0    | R/W-0 | R/W-0 | R/W-0 |
|         |       |       | PTGHO | LD[7:0]  |       |       |       |
| bit 7   |       |       |       |          |       |       | bit 0 |
|         |       |       |       |          |       |       |       |
| Legend: |       |       |       |          |       |       |       |

| =ogona:           |                  |                            |                    |
|-------------------|------------------|----------------------------|--------------------|
| R = Readable bit  | W = Writable bit | U = Unimplemented bit, rea | d as '0'           |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared       | x = Bit is unknown |

bit 15-0 **PTGHOLD[15:0]:** PTG General Purpose Hold Register bits This register holds the user-supplied data to be copied to the PTGTxLIM, PTGCxLIM, PTGSDLIM or PTGL0 register using the PTGCOPY command.

Note 1: These bits are read-only when the module is executing Step commands.

## REGISTER 22-6: PTGT0LIM: PTG TIMER0 LIMIT REGISTER<sup>(1)</sup>

| R/W-0  | R/W-0 | R/W-0 | R/W-0  | R/W-0    | R/W-0 | R/W-0 | R/W-0 |
|--------|-------|-------|--------|----------|-------|-------|-------|
|        |       |       | PTGT0L | IM[15:8] |       |       |       |
| bit 15 |       |       |        |          |       |       | bit 8 |
|        |       |       |        |          |       |       |       |
| R/W-0  | R/W-0 | R/W-0 | R/W-0  | R/W-0    | R/W-0 | R/W-0 | R/W-0 |
|        |       |       | PTGT0  | _IM[7:0] |       |       |       |
| bit 7  |       |       |        |          |       |       | bit 0 |

| Legend:           |                  |                        |                    |  |
|-------------------|------------------|------------------------|--------------------|--|
| R = Readable bit  | W = Writable bit | U = Unimplemented bit, | read as '0'        |  |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared   | x = Bit is unknown |  |

bit 15-0 **PTGT0LIM[15:0]:** PTG Timer0 Limit Register bits General Purpose Timer0 Limit register.

# REGISTER 22-7: PTGT1LIM: PTG TIMER1 LIMIT REGISTER<sup>(1)</sup>

| R/W-0  | R/W-0 | R/W-0 | R/W-0                              | R/W-0     | R/W-0 | R/W-0 | R/W-0 |
|--|-------|-------|------------------------------------|-----------|-------|-------|-------|
|  |       |       | PTGT1                              | LIM[15:8] |       |       |       |
| bit 15   |       |       |                                    |           |       |       | bit 8 |
|  |       |       |                                    |           |       |       |       |
| R/W-0  | R/W-0 | R/W-0 | R/W-0                              | R/W-0     | R/W-0 | R/W-0 | R/W-0 |
|  |       |       | PTGT <sup>2</sup>                  | 1LIM[7:0] |       |       |       |
| bit 7  |       |       |                                    |           |       |       | bit 0 |
|  |       |       |                                    |           |       |       |       |
| Legend:  |       |       |                                    |           |       |       |       |
| R = Readable bit W = Writable bit                                      |       |       | U = Unimplemented bit, read as '0' |           |       |       |       |
| -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unk |       |       | nown                               |           |       |       |       |

bit 15-0 **PTGT1LIM[15:0]:** PTG Timer1 Limit Register bits General Purpose Timer1 Limit register.

**Note 1:** These bits are read-only when the module is executing Step commands.

# REGISTER 22-8: PTGSDLIM: PTG STEP DELAY LIMIT REGISTER<sup>(1)</sup>

| R/W-0   | R/W-0 | R/W-0 | R/W-0           | R/W-0                              | R/W-0 | R/W-0 | R/W-0 |
|---|-------|-------|-----------------|------------------------------------|-------|-------|-------|
|   |       |       | PTGSI           | DLIM[15:8]                         |       |       |       |
| bit 15  |       |       |                 |                                    |       |       | bit 8 |
|   |       |       |                 |                                    |       |       |       |
| R/W-0   | R/W-0 | R/W-0 | R/W-0           | R/W-0                              | R/W-0 | R/W-0 | R/W-0 |
|   |       |       | PTGS            | DLIM[7:0]                          |       |       |       |
| bit 7   |       |       |                 |                                    |       |       | bit 0 |
|   |       |       |                 |                                    |       |       |       |
| Legend:   |       |       |                 |                                    |       |       |       |
| R = Readable bit W = Writable bit                       |       |       |                 | U = Unimplemented bit, read as '0' |       |       |       |
| -n = Value at POR '1' = Bit is set '0' = Bit is cleared |       |       | x = Bit is unkr | nown                               |       |       |       |

bit 15-0 **PTGSDLIM[15:0]:** PTG Step Delay Limit Register bits

This register holds a PTG Step delay value representing the number of additional PTG clocks between the start of a Step command and the completion of a Step command.

#### REGISTER 22-9: PTGC0LIM: PTG COUNTER 0 LIMIT REGISTER<sup>(1)</sup>

| Legend: |       | W = Writable bit |        | U = Unimplerr |       |       |       |
|---------|-------|------------------|--------|---------------|-------|-------|-------|
| bit 7   |       |                  |        |               |       |       | bit 0 |
|         |       |                  | PTGC0  | LIM[7:0]      |       |       |       |
| R/W-0   | R/W-0 | R/W-0            | R/W-0  | R/W-0         | R/W-0 | R/W-0 | R/W-0 |
| bit 15  |       |                  |        |               |       |       | bit 8 |
|         |       |                  | PTGC0L | .IM[15:8]     |       |       |       |
| R/W-0   | R/W-0 | R/W-0            | R/W-0  | R/W-0         | R/W-0 | R/W-0 | R/W-0 |

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 15-0 **PTGC0LIM[15:0]:** PTG Counter 0 Limit Register bits This register is used to specify the loop count for the PTGJMPC0 Step command or as a Limit register for the General Purpose Counter 0.

Note 1: These bits are read-only when the module is executing Step commands.

## REGISTER 22-10: PTGC1LIM: PTG COUNTER 1 LIMIT REGISTER<sup>(1)</sup>

| R/W-0         | R/W-0 | R/W-0 | R/W-0  | R/W-0    | R/W-0 | R/W-0 | R/W-0 |
|---------------|-------|-------|--------|----------|-------|-------|-------|
|               |       |       | PTGC1L | IM[15:8] |       |       |       |
| bit 15        |       |       |        |          |       |       | bit 8 |
|               |       |       |        |          |       |       |       |
| R/W-0         | R/W-0 | R/W-0 | R/W-0  | R/W-0    | R/W-0 | R/W-0 | R/W-0 |
| PTGC1LIM[7:0] |       |       |        |          |       |       |       |

| Legend:           |                  |                        |                    |
|-------------------|------------------|------------------------|--------------------|
| R = Readable bit  | W = Writable bit | U = Unimplemented bit, | , read as '0'      |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared   | x = Bit is unknown |

bit 15-0 **PTGC1LIM[15:0]:** PTG Counter 1 Limit Register bits This register is used to specify the loop count for the PTGJMPC1 Step command or as a Limit register for the General Purpose Counter 1.

**Note 1:** These bits are read-only when the module is executing Step commands.

bit 7

bit 0

## REGISTER 22-11: PTGADJ: PTG ADJUST REGISTER<sup>(1)</sup>

| R/W-0                                  | R/W-0 | R/W-0            | R/W-0 | R/W-0                              | R/W-0 | R/W-0 | R/W-0 |  |
|--|-------|------------------|-------|------------------------------------|-------|-------|-------|--|
|  |       |                  | PTGA  | DJ[15:8]                           |       |       |       |  |
| bit 15                                 |       |                  |       |                                    |       |       | bit 8 |  |
|  |       |                  |       |                                    |       |       |       |  |
| R/W-0                                  | R/W-0 | R/W-0            | R/W-0 | R/W-0                              | R/W-0 | R/W-0 | R/W-0 |  |
|  |       |                  | PTGA  | ADJ[7:0]                           |       |       |       |  |
| bit 7                                  |       |                  |       |                                    |       |       | bit 0 |  |
| Γ                                      |       |                  |       |                                    |       |       |       |  |
| Legend:                                |       |                  |       |                                    |       |       |       |  |
| R = Readable bit W = Writable bit      |       |                  | oit   | U = Unimplemented bit, read as '0' |       |       |       |  |
| -n = Value at POR '1' = Bit is set '0' |       | '0' = Bit is cle | ared  | x = Bit is unkr                    | nown  |       |       |  |

bit 15-0 **PTGADJ[15:0]:** PTG Adjust Register bits This register holds the user-supplied data to be added to the PTGTxLIM, PTGCxLIM, PTGSDLIM or PTGL0 register using the PTGADD command.

Note 1: These bits are read-only when the module is executing Step commands.

#### REGISTER 22-12: PTGL0: PTG LITERAL 0 REGISTER<sup>(1)</sup>

| R/W-0                             | R/W-0  | R/W-0            | R/W-0        | R/W-0            | R/W-0     | R/W-0           | R/W-0           |
|-----------------------------------|--------|------------------|--------------|------------------|-----------|-----------------|-----------------|
|                                   |        |                  | PTG          | L0[15:8]         |           |                 |                 |
| bit 15                            |        |                  |              |                  |           |                 | bit 8           |
| <b>D</b> 444 A                    | 5444.6 | 54446            | 54446        | 54446            | 5444.0    | -               | <b>5</b> .444.6 |
| R/W-0                             | R/W-0  | R/W-0            | R/W-0        | R/W-0            | R/W-0     | R/W-0           | R/W-0           |
|                                   |        |                  | PTG          | GL0[7:0]         |           |                 |                 |
| bit 7                             |        |                  |              |                  |           |                 | bit C           |
|                                   |        |                  |              |                  |           |                 |                 |
| Legend:                           |        |                  |              |                  |           |                 |                 |
| R = Readable bit W = Writable bit |        | bit              | U = Unimplen | nented bit, rea  | ad as '0' |                 |                 |
| -n = Value at POR '1' = Bit is se |        | '1' = Bit is set |              | '0' = Bit is cle | ared      | x = Bit is unkr | nown            |

bit 15-0 PTGL0[15:0]: PTG Literal 0 Register bits

## REGISTER 22-13: PTGQPTR: PTG STEP QUEUE POINTER REGISTER<sup>(1)</sup>

| U-0                               | U-0 | U-0 | U-0   | U-0          | U-0              | U-0    | U-0   |
|-----------------------------------|-----|-----|-------|--------------|------------------|--------|-------|
| —                                 | —   | —   | —     | —            | —                | _      | —     |
| bit 15                            |     |     |       | ÷            |                  |        | bit 8 |
|                                   |     |     |       |              |                  |        |       |
| U-0                               | U-0 | U-0 | R/W-0 | R/W-0        | R/W-0            | R/W-0  | R/W-0 |
| _                                 | —   | —   |       |              | PTGQPTR[4:0]     |        |       |
| bit 7                             |     |     |       |              |                  |        | bit 0 |
|                                   |     |     |       |              |                  |        |       |
| Legend:                           |     |     |       |              |                  |        |       |
| R = Readable bit W = Writable bit |     |     | bit   | U = Unimpler | mented bit, read | as '0' |       |

| R = Readable bit  | vv = vvritable bit | 0 = 0 nimplemented bit, read |                    |
|-------------------|--------------------|------------------------------|--------------------|
| -n = Value at POR | '1' = Bit is set   | '0' = Bit is cleared         | x = Bit is unknown |

bit 15-5 Unimplemented: Read as '0'

bit 4-0 **PTGQPTR[4:0]:** PTG Step Queue Pointer Register bits This register points to the currently active Step command in the Step queue.

Note 1: These bits are read-only when the module is executing Step commands.

# REGISTER 22-14: PTGQUEn: PTG STEP QUEUE n POINTER REGISTER (n = 0-15)<sup>(1)</sup>

| R/W-0  | R/W-0 | R/W-0 | R/W-0  | R/W-0                  | R/W-0 | R/W-0 | R/W-0 |
|--------|-------|-------|--------|------------------------|-------|-------|-------|
|        |       |       | STEP2n | +1[7:0] <sup>(2)</sup> |       |       |       |
| bit 15 |       |       |        |                        |       |       | bit 8 |
|        |       |       |        |                        |       |       |       |

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0                 | R/W-0 | R/W-0 | R/W-0 |
|-------|-------|-------|-------|-----------------------|-------|-------|-------|
|       |       |       | STEP2 | n[7:0] <sup>(2)</sup> |       |       |       |
| bit 7 |       |       |       |                       |       |       | bit 0 |

| Legend:           |                  |                        |                    |
|-------------------|------------------|------------------------|--------------------|
| R = Readable bit  | W = Writable bit | U = Unimplemented bit, | read as '0'        |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared   | x = Bit is unknown |

| bit 15-8 | STEP2n+1[7:0]: PTG Command 4n+1 bits <sup>(2)</sup>  |
|----------|--|
|          | A queue location for storage of the STEP2n+1 command byte, where 'n' is from PTGQUEn.                        |
| bit      | STEP2n[7:0]: PTG Command 4n+2 bits <sup>(2)</sup>  |
|          | A queue location for storage of the STEP2n command byte, where 'n' are the odd numbered Step Queue Pointers. |

**Note 1:** These bits are read-only when the module is executing Step commands.

2: Refer to Table 22-1 for the Step command encoding.

#### TABLE 22-1: PTG STEP COMMAND FORMAT AND DESCRIPTION

| Step Command Byte |             |
|-------------------|-------------|
| ST                | EPx[7:0]    |
| CMD[3:0]          | OPTION[3:0] |
| bit 7 bit         | bit 3 bit 0 |

| bit 7-4 | Step<br>Command | CMD[3:0] | Command Description  |
|---------|-----------------|----------|--|
|         | PTGCTRL         | 0000     | Execute the control command as described by the OPTION[3:0] bits.  |
|         | PTGADD          | 0001     | Add contents of the PTGADJ register to the target register as described by the OPTION[3:0] bits.   |
|         | PTGCOPY         |          | Copy contents of the PTGHOLD register to the target register as described by the OPTION[3:0] bits.   |
|         | PTGSTRB         | 001x     | This command starts an ADC conversion of the channels specified in CMD[0] and OPTION[3:0] bits.  |
|         | PTGWHI          | 0100     | Wait for a low-to-high edge input from a selected PTG trigger input as described by the OPTION[3:0] bits.  |
|         | PTGWLO          | 0101     | Wait for a high-to-low edge input from a selected PTG trigger input as described by the OPTION[3:0] bits.  |
|         | —               | 0110     | Reserved; do not use. <sup>(1)</sup>   |
|         | PTGIRQ          | 0111     | Generate individual interrupt request as described by the OPTION[3:0] bits.  |
|         | PTGTRIG         | 100x     | Generate individual trigger output as described by the bits, CMD[0]:OPTION[3:0].   |
|         | PTGJMP          | 101x     | Copy the values contained in the bits, CMD[0]:OPTION[3:0], to the PTGQPTR register and jump to that Step queue.  |
|         | PTGJMPC0        | 110x     | PTGC0 = PTGC0LIM: Increment the PTGQPTR register.  |
|         |                 |          | $PTGC0 \neq PTGC0LIM$ : Increment Counter 0 (PTGC0) and copy the values contained in the bits, CMD[0]:OPTION[3:0], to the PTGQPTR register, and jump to that Step queue. |
|         | PTGJMPC1        | 111x     | PTGC1 = PTGC1LIM: Increment the PTGQPTR register.  |
|         |                 |          | PTGC1 $\neq$ PTGC1LIM: Increment Counter 1 (PTGC1) and copy the values contained in the bits, CMD[0]:OPTION[3:0], to the PTGQPTR register, and jump to that Step queue.  |

**Note 1:** All reserved commands or options will execute, but they do not have any affect (i.e., execute as a NOP instruction).

| bit 3-0 Step<br>Command | OPTION[3:0] | Command Description   |
|-------------------------|-------------|---|
| PTGCTRL(1)              | 0000        | NOP.  |
|                         | 0001        | Reserved; do not use.   |
|                         | 0010        | Disable Step delay timer (PTGSD).                                 |
|                         | 0011        | Reserved; do not use.   |
|                         | 0100        | Reserved; do not use.   |
|                         | 0101        | Reserved; do not use.   |
|                         | 0110        | Enable Step delay timer (PTGSD).                                  |
|                         | 0111        | Reserved; do not use.   |
|                         | 1000        | Start and wait for the PTG Timer0 to match the PTGT0LIM register. |
|                         | 1001        | Start and wait for the PTG Timer1 to match the PTGT1LIM register. |
|                         | 1010        | Wait for the software trigger (level, PTGSWT = 1).                |
|                         | 1011        | Wait for the software trigger (positive edge, PTGSWT = 0 to 1).   |
|                         | 1100        | Copy the PTGC0LIM register contents to the strobe output.         |
|                         | 1101        | Copy the PTGC1LIM register contents to the strobe output.         |
|                         | 1110        | Reserved; do not use.   |
|                         | 1111        | Generate the triggers indicated in the PTGBTE register.           |
| PTGADD(1)               | 0000        | Add the PTGADJ register contents to the PTGC0LIM register.        |
|                         | 0001        | Add the PTGADJ register contents to the PTGC1LIM register.        |
|                         | 0010        | Add the PTGADJ register contents to the PTGT0LIM register.        |
|                         | 0011        | Add the PTGADJ register contents to the PTGT1LIM register.        |
|                         | 0100        | Add the PTGADJ register contents to the PTGSDLIM register.        |
|                         | 0101        | Add the PTGADJ register contents to the PTGL0 register.           |
|                         | 0110        | Reserved; do not use.   |
|                         | 0111        | Reserved; do not use.   |
| PTGCOPY <sup>(1)</sup>  | 1000        | Copy the PTGHOLD register contents to the PTGC0LIM register.      |
|                         | 1001        | Copy the PTGHOLD register contents to the PTGC1LIM register.      |
|                         | 1010        | Copy the PTGHOLD register contents to the PTGT0LIM register.      |
|                         | 1011        | Copy the PTGHOLD register contents to the PTGT1LIM register.      |
|                         | 1100        | Copy the PTGHOLD register contents to the PTGSDLIM register.      |
|                         | 1101        | Copy the PTGHOLD register contents to the PTGL0 register.         |
|                         | 1110        | Reserved; do not use.   |
|                         | 1111        | Reserved; do not use.   |

## TABLE 22-2: PTG COMMAND OPTIONS

**Note 1:** All reserved commands or options will execute, but they do not have any affect (i.e., execute as a NOP instruction).

| Step<br>Command             | OPTION[3:0] | Option Description                              |
|-----------------------------|-------------|---|
| PTGWHI(1)                   | 0000        | PTGI0 (see Table 22-3 for input assignments).   |
| or (1)                      | •           | •   |
| PTGWLO(1)                   | •           | •   |
|                             | •           | •   |
|                             | 1111        | PTGI15 (see Table 22-3 for input assignments).  |
| PTGIRQ <sup>(1)</sup>       | 0000        | Generate PTG Interrupt 0.                       |
|                             | •           | •   |
|                             | •           | •   |
|                             | •           | •   |
|                             | 0111        | Generate PTG Interrupt 7.                       |
|                             | 1000        | Reserved; do not use.                           |
|                             | •           | •   |
|                             | •           | •   |
|                             | •           | •   |
|                             | 1111        | Reserved; do not use.                           |
| PTGTRIG                     | 00000       | PTGO0 (see Table 22-4 for output assignments).  |
|                             | 00001       | PTGO1 (see Table 22-4 for output assignments).  |
|                             | •           | •   |
|                             | •           | •   |
|                             | •           | •   |
|                             | 11110       | PTGO30 (see Table 22-4 for output assignments). |
|                             | 11111       | PTGO31 (see Table 22-4 for output assignments). |
| PTGWHI(1)                   | 0000        | PTGI0 (see Table 22-3 for input assignments).   |
| or<br>PTGWLO <sup>(1)</sup> | •           | •   |
| PTGWLO                      | •           | •   |
|                             | •           | •   |
|                             | 1111        | PTGI15 (see Table 22-3 for input assignments).  |
| PTGIRQ <sup>(1)</sup>       | 0000        | Generate PTG Interrupt 0.                       |
|                             | •           | •   |
|                             | •           | •   |
|                             | •           | •   |
|                             | 0111        | Generate PTG Interrupt 7.                       |
|                             | 1000        | Reserved; do not use.                           |
|                             | •           | •   |
|                             | •           | •   |
|                             | •           | •   |
|                             | 1111        | Reserved; do not use.                           |
| PTGTRIG                     | 00000       | PTGO0 (see Table 22-4 for output assignments).  |
|                             | 00001       | PTGO1 (see Table 22-4 for output assignments).  |

## TABLE 22-2: PTG COMMAND OPTIONS (CONTINUED)

**Note 1:** All reserved commands or options will execute, but they do not have any affect (i.e., execute as a NOP instruction).

| TABLE 22-3: FIG INPUT DE |                                    |  |  |  |  |  |  |
|--------------------------|------------------------------------|--|--|--|--|--|--|
| PTG Input Number         | PTG Input Description              |  |  |  |  |  |  |
| PTG Trigger Input 0      | Trigger Input from PWM Channel 1   |  |  |  |  |  |  |
| PTG Trigger Input 1      | Trigger Input from PWM Channel 2   |  |  |  |  |  |  |
| PTG Trigger Input 2      | Trigger Input from PWM Channel 3   |  |  |  |  |  |  |
| PTG Trigger Input 3      | Trigger Input from PWM Channel 4   |  |  |  |  |  |  |
| PTG Trigger Input 4      | Reserved                           |  |  |  |  |  |  |
| PTG Trigger Input 5      | Reserved                           |  |  |  |  |  |  |
| PTG Trigger Input 6      | Reserved                           |  |  |  |  |  |  |
| PTG Trigger Input 7      | Trigger Input from SCCP4           |  |  |  |  |  |  |
| PTG Trigger Input 8      | Trigger Input from MCCP5           |  |  |  |  |  |  |
| PTG Trigger Input 9      | Trigger Input from Comparator 1    |  |  |  |  |  |  |
| PTG Trigger Input 10     | Trigger Input from Comparator 2    |  |  |  |  |  |  |
| PTG Trigger Input 11     | Trigger Input from Comparator 3    |  |  |  |  |  |  |
| PTG Trigger Input 12     | Trigger Input from CLC1            |  |  |  |  |  |  |
| PTG Trigger Input 13     | Trigger Input ADC Common Interrupt |  |  |  |  |  |  |
| PTG Trigger Input 14     | Reserved                           |  |  |  |  |  |  |
| PTG Trigger Input 15     | Trigger Input from INT2 PPS        |  |  |  |  |  |  |

#### TABLE 22-3: PTG INPUT DESCRIPTIONS

#### TABLE 22-4: PTG OUTPUT DESCRIPTIONS

| PTG Output Number | PTG Output Description |
|-------------------|------------------------|
| PTGO0 to PTGO11   | Reserved               |
| PTGO12            | ADC TRGSRC[30]         |
| PTGO13 to PTGO23  | Reserved               |
| PTGO24            | PPS Output RP46        |
| PTGO25            | PPS Output RP47        |
| PTGO26            | PPS Input RP6          |
| PTGO27            | PPS Input RP7          |
| PTGO28 to PTGO31  | Reserved               |

NOTES:

# 23.0 CURRENT BIAS GENERATOR (CBG)

- Note 1: This data sheet summarizes the features of the dsPIC33CK64MP105 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Current Bias Generator (CBG)" (www.microchip.com/DS70005253) in the "dsPIC33/PIC24 Family Reference Manual".
  - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Current Bias Generator (CBG) consists of two classes of current sources: 10  $\mu$ A and 50  $\mu$ A sources. The major features of each current source are:

- 10 µA Current Sources:
  - Current sourcing only
  - Up to four independent sources
- 50 µA Current Sources:
  - Selectable current sourcing or sinking
  - Selectable current mirroring for sourcing and sinking

A simplified block diagram of the CBG module is shown in Figure 23-1.

#### FIGURE 23-1: CONSTANT-CURRENT SOURCE MODULE BLOCK DIAGRAM<sup>(2)</sup>



# 23.1 Current Bias Generator Control Registers

#### REGISTER 23-1: BIASCON: CURRENT BIAS GENERATOR CONTROL REGISTER

| R/W-0                             | U-0   | U-0  | U-0                                | U-0                  | U-0    | U-0                | U-0    |  |  |
|-----------------------------------|---|--|------------------------------------|----------------------|--------|--------------------|--------|--|--|
| ON                                | —   | _  |                                    | _                    | _      | -                  | _      |  |  |
| bit 15                            |   |  |                                    |                      |        |                    | bit 8  |  |  |
|                                   |   |  |                                    |                      |        |                    |        |  |  |
| U-0                               | U-0   | U-0  | U-0                                | R/W-0                | R/W-0  | R/W-0              | R/W-0  |  |  |
| —                                 | _   | _  | _                                  | 110EN3               | I10EN2 | 110EN1             | 110EN0 |  |  |
| bit 7                             |   |  |                                    |                      |        |                    | bit 0  |  |  |
|                                   |   |  |                                    |                      |        |                    |        |  |  |
| Legend:                           |   |  |                                    |                      |        |                    |        |  |  |
| R = Readable bit W = Writable bit |   | oit  | U = Unimplemented bit, read as '0' |                      |        |                    |        |  |  |
| -n = Value a                      | t POR   | '1' = Bit is set                             |                                    | '0' = Bit is cleared |        | x = Bit is unknown |        |  |  |
|                                   |   |  |                                    |                      |        |                    |        |  |  |
| bit 15                            |   | ON: Current Bias Module Enable bit           |                                    |                      |        |                    |        |  |  |
|                                   | 1 = Module is enabled   |  |                                    |                      |        |                    |        |  |  |
|                                   |   | 0 = Module is disabled                       |                                    |                      |        |                    |        |  |  |
| bit 14-4                          | -   | Unimplemented: Read as '0'                   |                                    |                      |        |                    |        |  |  |
| bit 3                             | I10EN3: 10 µA Enable for Output 3 bit                                 |  |                                    |                      |        |                    |        |  |  |
|                                   | 1 = 10 μA output is enabled<br>0 = 10 μA output is disabled           |  |                                    |                      |        |                    |        |  |  |
| 1.1.0                             |   |  |                                    |                      |        |                    |        |  |  |
| bit 2                             | •   | <b>I10EN2:</b> 10 μA Enable for Output 2 bit |                                    |                      |        |                    |        |  |  |
|                                   | $1 = 10 \mu A out$  |  |                                    |                      |        |                    |        |  |  |
| bit 1                             | 0 = 10 μA output is disabled<br>I10EN1: 10 μA Enable for Output 1 bit |  |                                    |                      |        |                    |        |  |  |
| DILI                              | $1 = 10 \mu\text{A}$ output is enabled                                |  |                                    |                      |        |                    |        |  |  |
|                                   | $0 = 10 \mu\text{A}$ output is disabled                               |  |                                    |                      |        |                    |        |  |  |
| bit 0                             | •   | <b>I10EN0:</b> 10 µA Enable for Output 0 bit |                                    |                      |        |                    |        |  |  |
|                                   | •   | $1 = 10 \mu\text{A}$ output is enabled       |                                    |                      |        |                    |        |  |  |
|                                   | $0 = 10 \mu\text{A}$ output is disabled                               |  |                                    |                      |        |                    |        |  |  |

# REGISTER 23-2: IBIASCONH: CURRENT BIAS GENERATOR 50 µA CURRENT SOURCE CONTROL HIGH REGISTER

|               | -  |                                       |                 |   |                  |         |        |  |  |
|---------------|--|---------------------------------------|-----------------|---|------------------|---------|--------|--|--|
| U-0           | U-0  | R/W-0                                 | R/W-0           | R/W-0   | R/W-0            | R/W-0   | R/W-0  |  |  |
| —             | -  | SHRSRCEN3                             | SHRSNKEN3       | GENSRCEN3   | GENSNKEN3        | SRCEN3  | SNKEN3 |  |  |
| bit 15        |  |                                       |                 |   |                  |         | bit 8  |  |  |
|               |  |                                       |                 |   |                  |         | ]      |  |  |
| U-0           | U-0  | R/W-0                                 | R/W-0           | R/W-0   | R/W-0            | R/W-0   | R/W-0  |  |  |
| —             | —  | SHRSRCEN2                             | SHRSNKEN2       | GENSRCEN2   | GENSNKEN2        | SRCEN2  | SNKEN2 |  |  |
| bit 7         |  |                                       |                 |   |                  |         | bit 0  |  |  |
| Legend:       |  |                                       |                 |   |                  |         |        |  |  |
| R = Readable  | e bit  | W = Writable b                        | t               | U = Unimpleme   | ented bit read a | s '0'   |        |  |  |
| -n = Value at |  | '1' = Bit is set                      |                 | U = Unimplemented bit, read as '0'<br>'0' = Bit is cleared x = Bit is unknown |                  |         | nown   |  |  |
|               |  |                                       |                 |   |                  |         |        |  |  |
| bit 15-14     | Unimpleme  | nted: Read as '0                      | ,               |   |                  |         |        |  |  |
| bit 13        | SHRSRCEN   | 13: Share Source                      | Enable for Ou   | ıtput #3 bit  |                  |         |        |  |  |
|               |  | g Current Mirror                      |                 |   | ce from another  | source) |        |  |  |
| 1:140         | -  | g Current Mirror                      |                 |   |                  |         |        |  |  |
| bit 12        |  | I3: Share Sink E<br>Current Mirror m  |                 |   | from another s   |         |        |  |  |
|               |  | Current Mirror m                      |                 |   |                  | ource)  |        |  |  |
| bit 11        | GENSRCEN   | <b>13:</b> Generated So               | ource Enable fo | or Output #3 bit  |                  |         |        |  |  |
|               |  | generates the cu                      |                 |   |                  |         |        |  |  |
|               |  | does not generat                      |                 |   | erence           |         |        |  |  |
| bit 10        |  | <b>13:</b> Generated Si               |                 | •   |                  |         |        |  |  |
|               |  | generates the cu<br>does not generat  |                 |   | erence           |         |        |  |  |
| bit 9         |  | ource Enable for                      |                 |   |                  |         |        |  |  |
|               |  | source is enable                      |                 |   |                  |         |        |  |  |
|               |  | source is disable                     |                 |   |                  |         |        |  |  |
| bit 8         |  | ink Enable for Ou                     | utput #3 bit    |   |                  |         |        |  |  |
|               | <ol> <li>Current sink is enabled</li> <li>Current sink is disabled</li> </ol>  |                                       |                 |   |                  |         |        |  |  |
| bit 7-6       | Unimpleme  | nted: Read as '0                      | ,               |   |                  |         |        |  |  |
| bit 5         | SHRSRCEN2: Share Source Enable for Output #2 bit   |                                       |                 |   |                  |         |        |  |  |
|               | <ul> <li>1 = Sourcing Current Mirror mode is enabled (uses reference from another source)</li> <li>0 = Sourcing Current Mirror mode is disabled</li> </ul> |                                       |                 |   |                  |         |        |  |  |
| bit 4         | SHRSNKEN2: Share Sink Enable for Output #2 bit   |                                       |                 |   |                  |         |        |  |  |
|               |  | Current Mirror m<br>Current Mirror m  |                 |   | e from another s | ource)  |        |  |  |
| bit 3         | GENSRCEN   | 12: Generated So                      | ource Enable fo | or Output #2 bit  |                  |         |        |  |  |
|               |  | generates the cu<br>does not generat  |                 |   | erence           |         |        |  |  |
| bit 2         | -  |                                       |                 |   |                  |         |        |  |  |
|               |  | generates the cu<br>does not generat  |                 |   | erence           |         |        |  |  |
| bit 1         | SRCEN2: S  | ource Enable for                      | Output #2 bit   |   |                  |         |        |  |  |
|               |  | source is enable<br>source is disable |                 |   |                  |         |        |  |  |
| bit 0         | SNKEN2: S  | ink Enable for Ou                     | utput #2 bit    |   |                  |         |        |  |  |
|               | 1 = Current  | sink is enabled<br>sink is disabled   |                 |   |                  |         |        |  |  |
|               |  |                                       |                 |   |                  |         |        |  |  |

# REGISTER 23-3: IBIASCONL: CURRENT BIAS GENERATOR 50 µA CURRENT SOURCE CONTROL LOW REGISTER

| U-0             | U-0  | R/W-0                                  | R/W-0          | R/W-0   | R/W-0             | R/W-0   | R/W-0  |  |  |
|-----------------|--|--|----------------|---|-------------------|---------|--------|--|--|
|                 |  | -                                      | SHRSNKEN1      | -   | GENSNKEN1         | SRCEN1  | SNKEN1 |  |  |
| bit 15          |  | OFINCTION                              | OTINOINILLI    | GENOROEIN   | GENORINEI         | ONOLINI | bit 8  |  |  |
|                 |  |  |                |   |                   |         |        |  |  |
| U-0             | U-0  | R/W-0                                  | R/W-0          | R/W-0   | R/W-0             | R/W-0   | R/W-0  |  |  |
| —               | —  | SHRSRCEN0                              | SHRSNKEN0      | GENSRCEN0   | GENSNKEN0         | SRCEN0  | SNKEN0 |  |  |
| bit 7           |  |  |                |   |                   |         | bit 0  |  |  |
| Legend:         |  |  |                |   |                   |         |        |  |  |
| R = Readable    | bit  | W = Writable bi                        | ŀ              | U = Unimplem                                      | ented bit, read a | s 'O'   |        |  |  |
| -n = Value at I |  | '1' = Bit is set                       | L.             | $0^{\circ}$ = Bit is cleared $x = Bit is unknown$ |                   |         |        |  |  |
|                 |  |  |                |   |                   |         |        |  |  |
| bit 15-14       | Unimpleme  | ented: Read as '0                      | ,              |   |                   |         |        |  |  |
| bit 13          |  | 1: Share Source                        |                | •   |                   |         |        |  |  |
|                 | <ul> <li>1 = Sourcing Current Mirror mode is enabled (uses reference from another source)</li> <li>0 = Sourcing Current Mirror mode is disabled</li> </ul>                       |  |                |   |                   |         |        |  |  |
| bit 12          | -  |  |                |   |                   |         |        |  |  |
|                 | SHRSNKEN1: Share Sink Enable for Output #1 bit<br>1 = Sinking Current Mirror mode is enabled (uses reference from another source)<br>0 = Sinking Current Mirror mode is disabled |  |                |   |                   |         |        |  |  |
| bit 11          |  | N1: Generated Sc                       |                |   |                   |         |        |  |  |
|                 | <ul> <li>1 = Source generates the current source mirror reference</li> <li>0 = Source does not generate the current source mirror reference</li> </ul>                           |  |                |   |                   |         |        |  |  |
| bit 10          | GENSNKEN   | N1: Generated Si                       | nk Enable for  | Output #1 bit                                     |                   |         |        |  |  |
|                 | <ul> <li>1 = Source generates the current source mirror reference</li> <li>0 = Source does not generate the current source mirror reference</li> </ul>                           |  |                |   |                   |         |        |  |  |
| bit 9           | SRCEN1: S  | ource Enable for                       | Output #1 bit  |   |                   |         |        |  |  |
|                 | <ul> <li>1 = Current source is enabled</li> <li>0 = Current source is disabled</li> </ul>  |  |                |   |                   |         |        |  |  |
| bit 8           | SNKEN1: S  | ink Enable for Ou                      | tput #1 bit    |   |                   |         |        |  |  |
|                 | <ul><li>1 = Current sink is enabled</li><li>0 = Current sink is disabled</li></ul>   |  |                |   |                   |         |        |  |  |
| bit 7-6         | Unimplemented: Read as '0'   |  |                |   |                   |         |        |  |  |
| bit 5           | SHRSRCEN0: Share Source Enable for Output #0 bit   |  |                |   |                   |         |        |  |  |
|                 | <ul> <li>1 = Sourcing Current Mirror mode is enabled (uses reference from another source)</li> <li>0 = Sourcing Current Mirror mode is disabled</li> </ul>                       |  |                |   |                   |         |        |  |  |
| bit 4           | SHRSNKEN0: Share Sink Enable for Output #0 bit   |  |                |   |                   |         |        |  |  |
|                 |  | Current Mirror mo<br>Current Mirror mo |                |   | e from another s  | ource)  |        |  |  |
| bit 3           | GENSRCE  | N0: Generated Sc                       | ource Enable f | or Output #0 bit                                  |                   |         |        |  |  |
|                 | <ul> <li>1 = Source generates the current source mirror reference</li> <li>0 = Source does not generate the current source mirror reference</li> </ul>                           |  |                |   |                   |         |        |  |  |
| bit 2           | GENSNKEN   | N0: Generated Si                       | nk Enable for  | Output #0 bit                                     |                   |         |        |  |  |
|                 |  | generates the cur<br>does not generate |                |   | erence            |         |        |  |  |
| bit 1           | SRCEN0: S  | ource Enable for                       | Output #0 bit  |   |                   |         |        |  |  |
|                 |  | source is enabled<br>source is disable |                |   |                   |         |        |  |  |
| bit 0           | SNKEN0: S  | ink Enable for Ou                      | itput #0 bit   |   |                   |         |        |  |  |
|                 |  | sink is enabled<br>sink is disabled    |                |   |                   |         |        |  |  |
# 24.0 OPERATIONAL AMPLIFIER

Note: The 28-pin device variants support only two op amp instances. Refer to Table 1 and Table 2 for availability.

The dsPIC33CK64MP105 family implements three instances of operational amplifiers (op amps). The op amps can be used for a wide variety of purposes, including signal conditioning and filtering. The three op amps are functionally identical. The block diagram for a single amplifier is shown in Figure 24-1.

#### FIGURE 24-1: SINGLE OPERATIONAL AMPLIFIER BLOCK DIAGRAM



The op amps are controlled by two SFR registers: AMPCON1L and AMPCON1H. They remain in a lowpower state until the AMPON bit is set. Each op amp can then be enabled independently by setting the corresponding AMPENx bit (x = 1, 2, 3).

The NCHDISx bit provides some flexibility regarding input range verses Integral Nonlinearity (INL). When NCHDISx = 0 (default), the op amps have a wider input voltage range (see Table 31-39 in Section 31.0 "Electrical Characteristics"). When NCHDISx = 1, the wider input range is traded for improved INL performance (lower INL).

# 24.1 Operational Amplifier Control Registers

| R/W-0         | U-0                         | U-0              | U-0        | U-0                  | U-0                   | U-0                | U-0    |
|---------------|-----------------------------|------------------|------------|----------------------|-----------------------|--------------------|--------|
| AMPON         | —                           | —                | —          | —                    | —                     | —                  | —      |
| bit 15        |                             |                  |            |                      |                       |                    | bit 8  |
|               |                             |                  |            |                      |                       |                    |        |
| U-0           | U-0                         | U-0              | U-0        | U-0                  | R/W-0                 | R/W-0              | R/W-0  |
| —             |                             | _                | —          | _                    | AMPEN3 <sup>(1)</sup> | AMPEN2             | AMPEN1 |
| bit 7         |                             |                  |            |                      |                       |                    | bit 0  |
|               |                             |                  |            |                      |                       |                    |        |
| Legend:       |                             |                  |            |                      |                       |                    |        |
| R = Readable  | e bit                       | W = Writable     | bit        | U = Unimplei         | mented bit, read      | as '0'             |        |
| -n = Value at | POR                         | '1' = Bit is set |            | '0' = Bit is cleared |                       | x = Bit is unknown |        |
|               |                             |                  |            |                      |                       |                    |        |
| bit 15        | AMPON: Op                   | Amp Enable/O     | n bit      |                      |                       |                    |        |
|               |                             |                  |            | pective AMPEN        | Ix bits are also a    | sserted            |        |
|               |                             | all op amp moo   |            |                      |                       |                    |        |
| bit 14-3      | -                           | ted: Read as '   |            |                      |                       |                    |        |
| bit 2         | •                           | Amp #3 Enabl     |            |                      |                       |                    |        |
|               | 1 = Enables<br>0 = Disables | Op Amp #3 if th  | ne AMPON b | it is also assert    | ed                    |                    |        |
| bit 1         |                             | Amp #2 Enabl     | la hit     |                      |                       |                    |        |
|               |                             | Op Amp #2 Enabl  |            | it is also assert    | ed                    |                    |        |
|               | 0 = Disables                | • •              |            |                      | .cu                   |                    |        |
| bit 0         | AMPEN1: Op                  | o Amp #1 Enabl   | le bit     |                      |                       |                    |        |
|               | •                           | Op Amp #1 if th  |            | it is also assert    | ed                    |                    |        |
|               | 0 = Disables                | Op Amp #1        |            |                      |                       |                    |        |
|               |                             |                  |            |                      |                       |                    |        |

#### REGISTER 24-1: AMPCON1L: OP AMP CONTROL REGISTER LOW

**Note 1:** This bit is not available on 28-pin devices.

| U-0   | U-0   | U-0                            | U-0           | U-0                                     | U-0                    | U-0              | U-0      |  |
|---|---|--------------------------------|---------------|---|------------------------|------------------|----------|--|
| —   | —   |                                | —             |   | _                      |                  |          |  |
| bit 15  |   |                                |               |   |                        |                  | bit 8    |  |
|   |   |                                |               |   |                        |                  |          |  |
| U-0   | U-0   | U-0                            | U-0           | U-0                                     | R/W-0                  | R/W-0            | R/W-0    |  |
|   |   |                                |               |   | NCHDIS3 <sup>(1)</sup> | NCHDIS2          | NCHDIS1  |  |
| bit 7   |   |                                |               |   |                        |                  | bit 0    |  |
|   |   |                                |               |   |                        |                  |          |  |
| Legend:   |   |                                |               |   |                        |                  |          |  |
| R = Readab  | le bit  | W = Writable                   | bit           | U = Unimpler                            | mented bit, read       | as '0'           |          |  |
| -n = Value a  | t POR   | '1' = Bit is set               |               | '0' = Bit is cleared x = Bit is unknown |                        |                  |          |  |
|   |   |                                |               |   |                        |                  |          |  |
| bit 15-3  | Unimplemen  | ted: Read as '                 | 0'            |   |                        |                  |          |  |
| bit 2   | NCHDIS3: Op   | o Amp #3 N Ch                  | annel Disable | e bit <sup>(1)</sup>                    |                        |                  |          |  |
|   |   | Op Amp #3 N<br>ut range for Op |               | it stage; reduce                        | ed INL, but lowe       | red input voltag | ge range |  |
| bit 1   | NCHDIS2: Op   | Amp #2 N Ch                    | annel Disable | e bit                                   |                        |                  |          |  |
| 1 = Disables Op Amp #2 N channels input stage; reduced INL, but lowered input voltage range |   |                                |               |   |                        | ge range         |          |  |
|   | •   | ut range for Op                | -             |   |                        |                  |          |  |
| bit 0   |   | o Amp #1 N Ch                  |               |   |                        |                  |          |  |
|   | <ul> <li>1 = Disables Op Amp #1 N channels input stage; reduced INL, but lowered input voltage range</li> <li>0 = Wide input range for Op Amp #1</li> </ul> |                                |               |   |                        |                  |          |  |

#### REGISTER 24-2: AMPCON1H: OP AMP CONTROL REGISTER HIGH

Note 1: This bit is not available on 28-pin devices.

NOTES:

#### 25.0 **DEADMAN TIMER (DMT)**

**Note 1:** This data sheet summarizes the features of the dsPIC33CK64MP105 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Deadman Timer (DMT)" (www.microchip.com/DS70005155) in the "dsPIC33/PIC24 Family Reference Manual".

The primary function of the Deadman Timer (DMT) is to interrupt the processor in the event of a software malfunction. The DMT, which works on the system clock, is a free-running instruction fetch timer, which is clocked

whenever an instruction fetch occurs, until a count match occurs. Instructions are not fetched when the processor is in Sleep mode.

DMT can be enabled in the Configuration fuse or by software in the DMTCON register by setting the ON bit. The DMT consists of a 32-bit counter with a time-out count match value, as specified by the two 16-bit Configuration Fuse registers: FDMTCNTL and FDMTCNTH.

A DMT is typically used in mission-critical and safetycritical applications, where any single failure of the software functionality and sequencing must be detected.

Figure 25-1 shows a block diagram of the Deadman Timer module.



# 25.1 Deadman Timer Control/Status Registers

| R/W-0             | U-0   |
|-------------------|-----|-----|-----|-----|-----|-----|-------|
| 0N <sup>(1)</sup> | _   | —   |     | —   | —   | _   | _     |
| bit 15            |     |     |     |     |     |     | bit 8 |
|                   |     |     |     |     |     |     |       |
| U-0               | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0   |
| —                 | —   | —   | —   | —   | —   | —   | —     |
| bit 7             |     |     | •   |     |     |     | bit 0 |
|                   |     |     |     |     |     |     |       |

#### REGISTER 25-1: DMTCON: DEADMAN TIMER CONTROL REGISTER

# Legend:

| Logona.           |                  |                             |                    |
|-------------------|------------------|-----------------------------|--------------------|
| R = Readable bit  | W = Writable bit | U = Unimplemented bit, read | as '0'             |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared        | x = Bit is unknown |

| bit 15 | ON: DMT Module Enable bit <sup>(1)</sup> |
|--------|--|
|        | 1 - Doodmon Timor modulo io on           |

1 = Deadman Timer module is enabled0 = Deadman Timer module is not enabled

bit 14-0 Unimplemented: Read as '0'

**Note 1:** This bit has control only when DMTDIS = 0 in the FDMT register.

#### REGISTER 25-2: DMTPRECLR: DEADMAN TIMER PRECLEAR REGISTER

| R/W-0           | R/W-0                 | R/W-0            | R/W-0       | R/W-0                | R/W-0           | R/W-0                             | R/W-0 |
|-----------------|-----------------------|------------------|-------------|----------------------|-----------------|-----------------------------------|-------|
|                 |                       |                  | STER        | P1[7:0]              |                 |                                   |       |
| bit 15          |                       |                  |             |                      |                 |                                   | bit 8 |
|                 |                       |                  |             |                      |                 |                                   |       |
| U-0             | U-0                   | U-0              | U-0         | U-0                  | U-0             | U-0                               | U-0   |
| —               | —                     | —                | —           | —                    | —               | —                                 | —     |
| bit 7           |                       |                  |             |                      |                 |                                   | bit 0 |
|                 |                       |                  |             |                      |                 |                                   |       |
| Legend:         |                       |                  |             |                      |                 |                                   |       |
| R = Readable    | bit                   | W = Writable     | bit         | U = Unimplen         | nented bit, rea | <b>d as</b> '0'                   |       |
| -n = Value at F | POR                   | '1' = Bit is set |             | '0' = Bit is cleared |                 | x = Bit is unknown                |       |
|                 |                       |                  |             |                      |                 |                                   |       |
| bit 15-8        | STEP1[7:0]:           | DMT Preclear     |             |                      |                 |                                   |       |
|                 | 01000000<br>All Other | = Enables th     | e Deadman T | ïmer preclear (S     | Step 1)         |                                   |       |
|                 | Write Pattern         | STEP1[7:0        | -           | cleared if the       |                 | a DMT Reset o<br>ts are loaded wi |       |
| bit 7-0         | Unimpleme             | nted: Read as    | 0'          |                      |                 |                                   |       |

| U-0           | U-0   | U-0              | U-0     | U-0                                     | U-0              | U-0           | U-0   |  |
|---------------|---|------------------|---------|---|------------------|---------------|-------|--|
| —             | —   | —                | —       | —                                       |                  | —             | —     |  |
| bit 15        |   |                  |         |   |                  |               | bit 8 |  |
|               |   |                  |         |   |                  |               |       |  |
| R/W-0         | R/W-0   | R/W-0            | R/W-0   | R/W-0                                   | R/W-0            | R/W-0         | R/W-0 |  |
|               |   |                  | STEF    | 2[7:0]                                  |                  |               |       |  |
| bit 7         |   |                  |         |   |                  |               | bit 0 |  |
|               |   |                  |         |   |                  |               |       |  |
| Legend:       |   |                  |         |   |                  |               |       |  |
| R = Readable  | e bit   | W = Writable     | bit     | U = Unimpler                            | mented bit, read | <b>as</b> '0' |       |  |
| -n = Value at | POR   | '1' = Bit is set |         | '0' = Bit is cleared x = Bit is unknown |                  |               | nown  |  |
|               |   |                  |         |   |                  |               |       |  |
| bit 15-8      | Unimplemen  | ted: Read as '   | 0'      |   |                  |               |       |  |
| bit 7-0       | STEP2[7:0]:   | DMT Clear Tim    | er bits |   |                  |               |       |  |
|               | <ul> <li>Clears STEP1[7:0], STEP2[7:0] and the Deadman Timer if preceded by the correct loading of the STEP1[7:0] bits in the correct sequence. The write to these bits may be verified by reading the DMTCNTL/H register and observing the counter being reset.</li> </ul> |                  |         |   |                  |               |       |  |
|               | All Other   | ,                | 0       | 5                                       |                  | 0             | 0     |  |
|               | Write Patterns = Sets the BAD2 bit; the value of STEP1[7:0] will remain unchanged and the new value being written to STEP2[7:0] will be captured. These bits are cleared when a DMT Reset event occurs.   |                  |         |   |                  |               |       |  |
|               |   |                  |         |   |                  |               |       |  |

| U-0                                 | U-0  | U-0  | U-0   | U-0  | U-0             | U-0       | U-0    |
|-------------------------------------|--|--|---|--|-----------------|-----------|--------|
| _                                   | —  | —  |   |  | _               | _         | —      |
| bit 15                              | ·  |  |   |  |                 |           | bit 8  |
|                                     |  |  |   |  |                 |           |        |
| HC/R-0                              | HC/R-0   | HC/R-0   | U-0   | U-0  | U-0             | U-0       | R-0    |
| BAD1                                | BAD2   | DMTEVENT   | _   | —  | —               | —         | WINOPN |
| bit 7                               |  |  |   |  |                 |           | bit 0  |
|                                     |  |  |   |  |                 |           |        |
| Legend:                             |  | HC = Hardware  | e Clearable bit   |  |                 |           |        |
| R = Readable                        | e bit  | W = Writable b   | it  | U = Unimple                                | mented bit, rea | ad as '0' |        |
| -n = Value at                       | POR  | '1' = Bit is set   |   | '0' = Bit is cleared x = Bit is unknown    |                 |           |        |
| bit 15-8<br>bit 7<br>bit 6<br>bit 5 | BAD1: Dead<br>1 = Incorrect<br>0 = Incorrect<br>BAD2: Dead<br>1 = Incorrect<br>0 = Incorrect<br>DMTEVENT:  | nted: Read as '0<br>man Timer Bad<br>STEP1[7:0] valu<br>STEP1[7:0] valu<br>man Timer Bad<br>STEP2[7:0] valu<br>STEP2[7:0] valu<br>Deadman Time | STEP1[7:0] Val<br>ue was detected<br>ue was not dete<br>STEP2[7:0] Val<br>ue was detected<br>ue was not dete<br>r Event bit | d<br>ected<br>lue Detect bit<br>d<br>ected |                 |           |        |
| bit 4-1                             | <ul> <li>1 = Deadman Timer event was detected (counter expired, or bad STEP1[7:0] or STEP2[7:0] value was entered prior to counter increment)</li> <li>0 = Deadman Timer event was not detected</li> <li>Unimplemented: Read as '0'</li> </ul> |  |   |  |                 |           |        |
| bit 0                               | -  | eadman Timer C   |   | t  |                 |           |        |
|                                     |  | n Timer clear wir<br>n Timer clear wir   | •   | n  |                 |           |        |

#### REGISTER 25-4: DMTSTAT: DEADMAN TIMER STATUS REGISTER

## REGISTER 25-5: DMTCNTL: DEADMAN TIMER COUNT REGISTER LOW

| R-0             | R-0 | R-0              | R-0  | R-0                 | R-0          | R-0             | R-0   |
|-----------------|-----|------------------|------|---------------------|--------------|-----------------|-------|
|                 |     |                  | COUN | TER[15:8]           |              |                 |       |
| bit 15          |     |                  |      |                     |              |                 | bit 8 |
|                 |     |                  |      |                     |              |                 |       |
| R-0             | R-0 | R-0              | R-0  | R-0                 | R-0          | R-0             | R-0   |
|                 |     |                  | COUN | ITER[7:0]           |              |                 |       |
| bit 7           |     |                  |      |                     |              |                 | bit 0 |
|                 |     |                  |      |                     |              |                 |       |
| Legend:         |     |                  |      |                     |              |                 |       |
| R = Readable    | bit | W = Writable bit |      | U = Unimplemen      | ted bit, rea | <b>d as</b> '0' |       |
| -n = Value at F | POR | '1' = Bit is set |      | '0' = Bit is cleare | d            | x = Bit is unk  | nown  |

bit 15-0 **COUNTER[15:0]:** Read Current Contents of Lower DMT Counter bits

#### REGISTER 25-6: DMTCNTH: DEADMAN TIMER COUNT REGISTER HIGH

| R-0             | R-0 | R-0              | R-0  | R-0                  | R-0          | R-0             | R-0   |
|-----------------|-----|------------------|------|----------------------|--------------|-----------------|-------|
|                 |     |                  | COUN | TER[31:24]           |              |                 |       |
| bit 15          |     |                  |      |                      |              |                 | bit 8 |
|                 |     |                  |      |                      |              |                 |       |
| R-0             | R-0 | R-0              | R-0  | R-0                  | R-0          | R-0             | R-0   |
|                 |     |                  | COUN | TER[23:16]           |              |                 |       |
| bit 7           |     |                  |      |                      |              |                 | bit 0 |
|                 |     |                  |      |                      |              |                 |       |
| Legend:         |     |                  |      |                      |              |                 |       |
| R = Readable    | bit | W = Writable bit |      | U = Unimplement      | ted bit, rea | <b>d as</b> '0' |       |
| -n = Value at I | POR | '1' = Bit is set |      | '0' = Bit is cleared | t            | x = Bit is unkn | own   |

bit 15-0 COUNTER[31:16]: Read Current Contents of Higher DMT Counter bits

# REGISTER 25-7: DMTPSCNTL: DMT POST-CONFIGURE COUNT STATUS REGISTER LOW

| R-0             | R-0 | R-0              | R-0 | R-0                  | R-0         | R-0              | R-0   |
|-----------------|-----|------------------|-----|----------------------|-------------|------------------|-------|
|                 |     |                  | PSC | NT[15:8]             |             |                  |       |
| bit 15          |     |                  |     |                      |             |                  | bit 8 |
|                 |     |                  |     |                      |             |                  |       |
| R-0             | R-0 | R-0              | R-0 | R-0                  | R-0         | R-0              | R-0   |
|                 |     |                  | PSC | CNT[7:0]             |             |                  |       |
| bit 7           |     |                  |     |                      |             |                  | bit 0 |
|                 |     |                  |     |                      |             |                  |       |
| Legend:         |     |                  |     |                      |             |                  |       |
| R = Readable b  | oit | W = Writable bit | t   | U = Unimplemen       | ted bit, re | <b>ad as</b> '0' |       |
| -n = Value at P | OR  | '1' = Bit is set |     | '0' = Bit is cleared | b           | x = Bit is unkr  | nown  |

bit 15-0 **PSCNT[15:0]:** Lower DMT Instruction Count Value Configuration Status bits This is always the value of the FDMTCNTL Configuration register.

#### REGISTER 25-8: DMTPSCNTH: DMT POST-CONFIGURE COUNT STATUS REGISTER HIGH

| R-0                                | R-0                               | R-0 | R-0 | R-0                                | R-0  | R-0                | R-0   |  |
|------------------------------------|-----------------------------------|-----|-----|------------------------------------|------|--------------------|-------|--|
|                                    |                                   |     | PSC | NT[31:24]                          |      |                    |       |  |
| bit 15                             |                                   |     |     |                                    |      |                    | bit 8 |  |
|                                    |                                   |     |     |                                    |      |                    |       |  |
| R-0                                | R-0                               | R-0 | R-0 | R-0                                | R-0  | R-0                | R-0   |  |
|                                    |                                   |     | PSC | NT[23:16]                          |      |                    |       |  |
| bit 7                              |                                   |     |     |                                    |      |                    | bit 0 |  |
| Legend:                            |                                   |     |     |                                    |      |                    |       |  |
| R = Readable b                     | R = Readable bit W = Writable bit |     |     | U = Unimplemented bit, read as '0' |      |                    |       |  |
| -n = Value at POR '1' = Bit is set |                                   |     |     | '0' = Bit is clea                  | ared | x = Bit is unknown |       |  |

bit 15-0 **PSCNT[31:16]:** Higher DMT Instruction Count Value Configuration Status bits This is always the value of the FDMTCNTH Configuration register.

### REGISTER 25-9: DMTPSINTVL: DMT POST-CONFIGURE INTERVAL STATUS REGISTER LOW

| R-0                                | R-0 | R-0              | R-0  | R-0                                     | R-0         | R-0       | R-0   |  |
|------------------------------------|-----|------------------|------|---|-------------|-----------|-------|--|
|                                    |     |                  | PSIN | TV[15:8]                                |             |           |       |  |
| bit 15                             |     |                  |      |   |             |           | bit 8 |  |
|                                    |     |                  |      |   |             |           |       |  |
| R-0                                | R-0 | R-0              | R-0  | R-0                                     | R-0         | R-0       | R-0   |  |
|                                    |     |                  | PSIN | NTV[7:0]                                |             |           |       |  |
| bit 7                              |     |                  |      |   |             |           | bit 0 |  |
|                                    |     |                  |      |   |             |           |       |  |
| Legend:                            |     |                  |      |   |             |           |       |  |
| R = Readable b                     | bit | W = Writable bit | t    | U = Unimplemen                          | ted bit, re | ad as '0' |       |  |
| -n = Value at POR '1' = Bit is set |     |                  |      | '0' = Bit is cleared x = Bit is unknown |             |           |       |  |

bit 15-0 **PSINTV[15:0]:** Lower DMT Window Interval Configuration Status bits This is always the value of the FDMTIVTL Configuration register.

#### REGISTER 25-10: DMTPSINTVH: DMT POST-CONFIGURE INTERVAL STATUS REGISTER HIGH

| R-0             | R-0                                | R-0 | R-0  | R-0                                | R-0 | R-0                | R-0   |  |
|-----------------|------------------------------------|-----|------|------------------------------------|-----|--------------------|-------|--|
|                 |                                    |     | PSIN | TV[31:24]                          |     |                    |       |  |
| bit 15          |                                    |     |      |                                    |     |                    | bit 8 |  |
|                 |                                    |     |      |                                    |     |                    |       |  |
| R-0             | R-0                                | R-0 | R-0  | R-0                                | R-0 | R-0                | R-0   |  |
|                 |                                    |     | PSIN | TV[23:16]                          |     |                    |       |  |
| bit 7           |                                    |     |      |                                    |     |                    | bit 0 |  |
| Legend:         |                                    |     |      |                                    |     |                    |       |  |
| -               | R = Readable bit W = Writable bit  |     |      | U = Unimplemented bit, read as '0' |     |                    |       |  |
| -n = Value at P | -n = Value at POR '1' = Bit is set |     |      | '0' = Bit is clear                 | red | x = Bit is unknown |       |  |

bit 15-0 **PSINTV[31:16]:** Higher DMT Window Interval Configuration Status bits This is always the value of the FDMTIVTH Configuration register.

# REGISTER 25-11: DMTHOLDREG: DMT HOLD REGISTER<sup>(1)</sup>

| R-0           | R-0                                | R-0 | R-0 | R-0                                | R-0  | R-0                | R-0   |  |  |
|---------------|------------------------------------|-----|-----|------------------------------------|------|--------------------|-------|--|--|
|               |                                    |     | UPR | CNT[15:8]                          |      |                    |       |  |  |
| bit 15        |                                    |     |     |                                    |      |                    | bit 8 |  |  |
|               |                                    |     |     |                                    |      |                    |       |  |  |
| R-0           | R-0                                | R-0 | R-0 | R-0                                | R-0  | R-0                | R-0   |  |  |
|               |                                    |     | UPF | RCNT[7:0]                          |      |                    |       |  |  |
| bit 7         |                                    |     |     |                                    |      |                    | bit 0 |  |  |
| 1             |                                    |     |     |                                    |      |                    |       |  |  |
| Legend:       |                                    |     |     |                                    |      |                    |       |  |  |
| R = Readable  | R = Readable bit W = Writable bit  |     |     | U = Unimplemented bit, read as '0' |      |                    |       |  |  |
| -n = Value at | -n = Value at POR '1' = Bit is set |     |     | '0' = Bit is clea                  | ired | x = Bit is unknown |       |  |  |
|               |                                    |     |     |                                    |      |                    |       |  |  |

bit 15-0 UPRCNT[15:0]: DMTCNTH Register Value when DMTCNTL and DMTCNTH were Last Read bits

**Note 1:** The DMTHOLDREG register is initialized to '0' on Reset, and is only loaded when the DMTCNTL and DMTCNTH registers are read.

# 26.0 32-BIT PROGRAMMABLE CYCLIC REDUNDANCY CHECK (CRC) GENERATOR

Note 1: This data sheet summarizes the features of the dsPIC33CK64MP105 family of devices. It is not intended to be a comprehensive reference source. For more information, refer to "32-Bit Programmable Cyclic Redundancy Check (CRC)" (www.microchip.com/DS30009729) in the "dsPIC33/PIC24 Family Reference Manual". The 32-bit programmable CRC generator provides a hardware implemented method of quickly generating checksums for various networking and security applications. It offers the following features:

- User-Programmable CRC Polynomial Equation, up to 32 Bits
- Programmable Shift Direction (little or big-endian)
- · Independent Data and Polynomial Lengths
- Configurable Interrupt Output
- Data FIFO

A simple version of the CRC shift engine is displayed in Figure 26-1.

# FIGURE 26-1: CRC MODULE BLOCK DIAGRAM



# 26.1 CRC Control Registers

# REGISTER 26-1: CRCCONL: CRC CONTROL REGISTER LOW

| R/W-0                                     | U-0   | R/W-0   | HSC/R-0   | HSC/R-0   | HSC/R-0         | HSC/R-0         | HSC/R-0        |  |  |
|---|---|---|---|---|-----------------|-----------------|----------------|--|--|
| CRCEN                                     | —   | CSIDL   | VWORD4  | VWORD3  | VWORD2          | VWORD1          | VWORD0         |  |  |
| bit 15                                    |   |   | •   |   |                 |                 | bit 8          |  |  |
|   |   |   |   |   |                 |                 |                |  |  |
| HSC/R-0                                   | HSC/R-1   | R/W-0   | HC/R/W-0  | R/W-0   | R/W-0           | U-0             | U-0            |  |  |
| CRCFUL                                    | CRCMPT  | CRCISEL   | CRCGO   | LENDIAN   | MOD             |                 | _              |  |  |
| bit 7                                     |   |   |   |   |                 |                 | bit (          |  |  |
| Legend:                                   |   | HC = Hardware   | Clearable bit   | HSC = Hardw   | vare Settable/C | learable bit    |                |  |  |
| R = Readab                                | ole bit   | nented bit, read  | d as '0'  |   |                 |                 |                |  |  |
| -n = Value a                              | at POR  | '1' = Bit is set  |   | '0' = Bit is clea   | ared            | x = Bit is unkr | nown           |  |  |
|   |   |   |   |   |                 |                 |                |  |  |
| bit 15                                    | -   | RC Enable bit   |   |   |                 |                 |                |  |  |
|   | 1 = Enable<br>0 = Disable   |   |   |   |                 |                 |                |  |  |
| bit 14                                    |   | ented: Read as '  | 0'  |   |                 |                 |                |  |  |
| bit 13                                    | -   | C Stop in Idle Mo   |   |   |                 |                 |                |  |  |
|   | 1 = Discontinues module operation when device enters Idle mode  |   |   |   |                 |                 |                |  |  |
|   |   |   |   |   |                 |                 |                |  |  |
|   |   | es module opera   | tion in Idle mod  | le  |                 |                 |                |  |  |
| bit 12-8                                  |   | es module opera<br>0]: Pointer Value  |   | le  |                 |                 |                |  |  |
| bit 12-8                                  | VWORD[4:  | <b>0]:</b> Pointer Value<br>e number of vali  | bits  |   | naximum value   | of 8 when PL    | EN[4:0] ≥ 7 o  |  |  |
| bit 12-8<br>bit 7                         | VWORD[4:0<br>Indicates the<br>16 when PL  | <b>0]:</b> Pointer Value<br>e number of vali  | bits<br>d words in the  |   | naximum value   | of 8 when PL    | EN[4:0] ≥ 7 o  |  |  |
|   | VWORD[4:0<br>Indicates the<br>16 when PL  | 0]: Pointer Value<br>e number of vali<br>EN[4:0] ≤ 7.<br>CRC FIFO Full bi<br>full   | bits<br>d words in the  |   | naximum value   | of 8 when PL    | EN[4:0] ≥ 7 o  |  |  |
|   | VWORD[4:0<br>Indicates the<br>16 when PL<br>CRCFUL: C<br>1 = FIFO is<br>0 = FIFO is   | 0]: Pointer Value<br>e number of vali<br>EN[4:0] ≤ 7.<br>CRC FIFO Full bi<br>full   | bits<br>d words in the<br>t   |   | naximum value   | of 8 when PL    | EN[4:0] ≥ 7 o  |  |  |
| bit 7                                     | VWORD[4:0<br>Indicates the<br>16 when PL<br>CRCFUL: C<br>1 = FIFO is<br>0 = FIFO is<br>CRCMPT: C<br>1 = FIFO is   | 0]: Pointer Value<br>e number of vali<br>EN[4:0] ≤ 7.<br>CRC FIFO Full bi<br>full<br>not full<br>CRC FIFO Empty<br>empty  | bits<br>d words in the<br>t   |   | naximum value   | of 8 when PL    | EN[4:0] ≥ 7 o  |  |  |
| bit 7                                     | VWORD[4:0<br>Indicates the<br>16 when PL<br>CRCFUL: C<br>1 = FIFO is<br>0 = FIFO is<br>0 = FIFO is<br>0 = FIFO is<br>0 = FIFO is  | 0]: Pointer Value<br>e number of vali<br>EN[4:0] ≤ 7.<br>CRC FIFO Full bi<br>full<br>not full<br>CRC FIFO Empty<br>empty<br>not empty   | bits<br>d words in the<br>t<br>bit  |   | naximum value   | of 8 when PL    | EN[4:0] ≥ 7 oi |  |  |
| bit 7<br>bit 6                            | VWORD[4:0<br>Indicates the<br>16 when PL<br>CRCFUL: C<br>1 = FIFO is<br>0 = FIFO is<br>0 = FIFO is<br>0 = FIFO is<br>CRCISEL: C<br>1 = Interrup   | <b>D</b> ]: Pointer Value<br>e number of vali<br>EN[4:0] $\leq$ 7.<br>CRC FIFO Full bi<br>full<br>not full<br>CRC FIFO Empty<br>empty<br>not empty<br>CRC Interrupt Set<br>t on FIFO is empty   | bits<br>d words in the<br>t<br>bit<br>election bit<br>oty; the final wor  | FIFO. Has a m   |                 |                 | EN[4:0] ≥ 7 oi |  |  |
| bit 7<br>bit 6                            | VWORD[4:0<br>Indicates the<br>16 when PL<br>CRCFUL: C<br>1 = FIFO is<br>0 = FIFO is<br>0 = FIFO is<br>0 = FIFO is<br>CRCISEL: C<br>1 = Interrup   | <b>D]:</b> Pointer Value<br>e number of value<br>EN[4:0] $\leq$ 7.<br>CRC FIFO Full bi<br>full<br>not full<br>CRC FIFO Empty<br>empty<br>not empty<br>CRC Interrupt Set<br>t on FIFO is empt<br>t on shift is comp  | bits<br>d words in the<br>t<br>bit<br>election bit<br>oty; the final wor  | FIFO. Has a m   |                 |                 | EN[4:0] ≥ 7 o  |  |  |
| bit 7<br>bit 6<br>bit 5                   | VWORD[4:0<br>Indicates the<br>16 when PL<br>CRCFUL: C<br>1 = FIFO is<br>0 = FIFO is<br>0 = FIFO is<br>CRCMPT: C<br>1 = FIFO is<br>CRCISEL: C<br>1 = Interrup<br>0 = Interrup<br>CRCGO: C<br>1 = Starts C  | <b>D</b> ]: Pointer Value<br>e number of vali<br>EN[4:0] $\leq$ 7.<br>CRC FIFO Full bi<br>full<br>not full<br>CRC FIFO Empty<br>empty<br>not empty<br>CRC Interrupt Set<br>t on FIFO is empt<br>t on shift is comp<br>RC Start bit<br>RC serial shifter   | bits<br>d words in the<br>t<br>bit<br>election bit<br>oty; the final wo<br>plete and results  | FIFO. Has a m   |                 |                 | EN[4:0] ≥ 7 o  |  |  |
| bit 7<br>bit 6<br>bit 5<br>bit 4          | VWORD[4:0<br>Indicates the<br>16 when PL<br>CRCFUL: C<br>1 = FIFO is<br>0 = FIFO is<br>CRCMPT: C<br>1 = FIFO is<br>0 = FIFO is<br>CRCISEL: C<br>1 = Interrup<br>0 = Interrup<br>CRCGO: CI<br>1 = Starts C<br>0 = CRC se   | <b>D</b> ]: Pointer Value<br>e number of vali<br>EN[4:0] $\leq$ 7.<br>CRC FIFO Full bi<br>full<br>not full<br>CRC FIFO Empty<br>empty<br>not empty<br>CRC Interrupt Set<br>t on FIFO is empt<br>t on shift is comp<br>RC Start bit  | bits<br>d words in the<br>t<br>bit<br>election bit<br>oty; the final wor<br>olete and results   | FIFO. Has a m   |                 |                 | EN[4:0] ≥ 7 o  |  |  |
| bit 7<br>bit 6<br>bit 5<br>bit 4          | VWORD[4:0<br>Indicates the<br>16 when PL<br>CRCFUL: C<br>1 = FIFO is<br>0 = FIFO is<br>CRCMPT: C<br>1 = FIFO is<br>0 = FIFO is<br>CRCISEL: C<br>1 = Interrup<br>0 = Interrup<br>CRCGO: CI<br>1 = Starts C<br>0 = CRC se<br>LENDIAN: I<br>1 = Data wo                            | <b>D</b> ]: Pointer Value<br>e number of vali<br>EN[4:0] $\leq$ 7.<br>CRC FIFO Full bi<br>full<br>not full<br>CRC FIFO Empty<br>empty<br>not empty<br>CRC Interrupt Set<br>t on FIFO is empt<br>t on Shift is comp<br>RC Start bit<br>RC serial shifter<br>rial shifter is turn<br>Data Shift Direction<br>of is shifted into                               | bits<br>d words in the<br>t<br>bit<br>election bit<br>oty; the final wo<br>lete and results<br>ed off<br>on Select bit<br>the FIFO, start                       | FIFO. Has a m<br>rd of data is still<br>s are ready<br>ing with the LSt | shifting throug |                 | EN[4:0] ≥ 7 o  |  |  |
| bit 7<br>bit 6<br>bit 5                   | VWORD[4:0<br>Indicates the<br>16 when PL<br>CRCFUL: C<br>1 = FIFO is<br>0 = FIFO is<br>CRCMPT: C<br>1 = FIFO is<br>0 = FIFO is<br>CRCISEL: C<br>1 = Interrup<br>0 = Interrup<br>CRCGO: CI<br>1 = Starts C<br>0 = CRC se<br>LENDIAN: I<br>1 = Data wo<br>0 = Data wo             | 0]: Pointer Value<br>e number of vali<br>EN[4:0] ≤ 7.<br>CRC FIFO Full bi<br>full<br>not full<br>CRC FIFO Empty<br>empty<br>not empty<br>CRC Interrupt Set<br>t on FIFO is empt<br>t on Shift is comp<br>RC Start bit<br>RC serial shifter<br>rial shifter is turn<br>Data Shift Direct   | bits<br>d words in the<br>t<br>bit<br>election bit<br>oty; the final word<br>olete and results<br>ed off<br>on Select bit<br>the FIFO, start<br>the FIFO, start | FIFO. Has a m<br>rd of data is still<br>s are ready<br>ing with the LSt | shifting throug |                 | EN[4:0] ≥ 7 o  |  |  |
| bit 7<br>bit 6<br>bit 5<br>bit 4<br>bit 3 | VWORD[4:0<br>Indicates the<br>16 when PL<br>CRCFUL: C<br>1 = FIFO is<br>0 = FIFO is<br>CRCMPT: C<br>1 = FIFO is<br>0 = FIFO is<br>CRCISEL: C<br>1 = Interrup<br>0 = Interrup<br>CRCGO: CI<br>1 = Starts C<br>0 = CRC se<br>LENDIAN: I<br>1 = Data wo<br>0 = Data wo             | <b>D</b> ]: Pointer Value<br>e number of vali<br>EN[4:0] $\leq$ 7.<br>CRC FIFO Full bi<br>full<br>not full<br>CRC FIFO Empty<br>empty<br>not empty<br>CRC Interrupt Set<br>t on FIFO is empt<br>t on shift is comp<br>RC Start bit<br>RC serial shifter<br>rial shifter is turn<br>Data Shift Direction<br>ord is shifted into<br>Calculation Mod           | bits<br>d words in the<br>t<br>bit<br>election bit<br>oty; the final word<br>olete and results<br>ed off<br>on Select bit<br>the FIFO, start<br>the FIFO, start | FIFO. Has a m<br>rd of data is still<br>s are ready<br>ing with the LSt | shifting throug |                 | EN[4:0] ≥ 7 o  |  |  |
| bit 7<br>bit 6<br>bit 5<br>bit 4<br>bit 3 | VWORD[4:0<br>Indicates the<br>16 when PL<br>CRCFUL: C<br>1 = FIFO is<br>0 = FIFO is<br>CRCMPT: C<br>1 = FIFO is<br>0 = FIFO is<br>CRCISEL: C<br>1 = Interrup<br>0 = Interrup<br>CRCGO: CI<br>1 = Starts C<br>0 = CRC se<br>LENDIAN: I<br>1 = Data wo<br>0 = Data wo<br>MOD: CRC | <b>D</b> ]: Pointer Value<br>e number of vali<br>EN[4:0] $\leq$ 7.<br>CRC FIFO Full bi<br>full<br>not full<br>CRC FIFO Empty<br>empty<br>not empty<br>CRC Interrupt Set<br>t on FIFO is empt<br>t on shift is comp<br>RC Start bit<br>RC serial shifter<br>rial shifter is turn<br>Data Shift Direction<br>ord is shifted into<br>Calculation Mod<br>e mode | bits<br>d words in the<br>t<br>bit<br>election bit<br>oty; the final word<br>olete and results<br>ed off<br>on Select bit<br>the FIFO, start<br>the FIFO, start | FIFO. Has a m<br>rd of data is still<br>s are ready<br>ing with the LSt | shifting throug |                 | EN[4:0] ≥ 7 o  |  |  |

| U-0                                | U-0          | R/W-0   | R/W-0  | R/W-0   | R/W-0   | R/W-0   |  |  |  |
|------------------------------------|--------------|---------|--|---|---|---|--|--|--|
|                                    | —            | DWIDTH4 | DWIDTH3  | DWIDTH2   | DWIDTH1   | DWIDTH0   |  |  |  |
| bit 15 bit 8                       |              |         |  |   |   |   |  |  |  |
|                                    |              |         |  |   |   |   |  |  |  |
| U-0                                | U-0          | R/W-0   | R/W-0  | R/W-0   | R/W-0   | R/W-0   |  |  |  |
|                                    | —            | PLEN4   | PLEN3  | PLEN2   | PLEN1   | PLEN0   |  |  |  |
|                                    |              |         |  |   |   | bit 0   |  |  |  |
|                                    |              |         |  |   |   |   |  |  |  |
|                                    |              |         |  |   |   |   |  |  |  |
| oit                                | W = Writable | bit     | U = Unimplemented bit, read as '0'   |   |   |   |  |  |  |
| -n = Value at POR '1' = Bit is set |              |         | '0' = Bit is cleared x = Bit is unknown  |   |   |   |  |  |  |
|                                    |              |         | —         —         DWIDTH4           U-0         U-0         R/W-0           —         —         PLEN4           Dit         W = Writable bit | —     —     DWIDTH4     DWIDTH3       U-0     U-0     R/W-0     R/W-0       —     —     PLEN4     PLEN3       Dit     W = Writable bit     U = Unimplem | —     —     DWIDTH4     DWIDTH3     DWIDTH2       U-0     U-0     R/W-0     R/W-0     R/W-0       —     —     PLEN4     PLEN3     PLEN2 | —     —     DWIDTH4     DWIDTH3     DWIDTH2     DWIDTH1       U-0     U-0     R/W-0     R/W-0     R/W-0       —     —     PLEN4     PLEN3     PLEN2     PLEN1 |  |  |  |

#### REGISTER 26-2: CRCCONH: CRC CONTROL REGISTER HIGH

bit 15-13 Unimplemented: Read as '0'

bit 12-8 **DWIDTH[4:0]:** Data Word Width Configuration bits

Configures the width of the data word (Data Word Width – 1).

bit 7-5 Unimplemented: Read as '0'

bit 4-0 **PLEN[4:0]:** Polynomial Length Configuration bits Configures the length of the polynomial (Polynomial Length – 1).

© 2018-2019 Microchip Technology Inc.

#### REGISTER 26-3: CRCXORL: CRC XOR POLYNOMIAL REGISTER, LOW BYTE

| R/W-0   | R/W-0 | R/W-0          | R/W-0  | R/W-0           | R/W-0           | R/W-0    | R/W-0 |
|---|-------|----------------|--------|-----------------|-----------------|----------|-------|
|   |       |                | Х      | [15:8]          |                 |          |       |
| bit 15  |       |                |        |                 |                 |          | bit 8 |
|   |       |                |        |                 |                 |          |       |
| R/W-0   | R/W-0 | R/W-0          | R/W-0  | R/W-0           | R/W-0           | R/W-0    | U-0   |
|   |       |                | X[7:1] |                 |                 |          | —     |
| bit 7   |       |                |        |                 |                 |          | bit 0 |
|   |       |                |        |                 |                 |          |       |
| Legend:   |       |                |        |                 |                 |          |       |
| R = Readable  | bit   | W = Writable I | bit    | U = Unimplen    | nented bit, rea | d as '0' |       |
| -n = Value at POR '1' = Bit is set '0' = Bit is cleared x |       |                |        | x = Bit is unkr | nown            |          |       |

bit 15-1 **X[15:1]:** XOR of Polynomial Term x<sup>n</sup> Enable bits

bit 0 Unimplemented: Read as '0'

#### REGISTER 26-4: CRCXORH: CRC XOR POLYNOMIAL REGISTER, HIGH BYTE

| ) R/W-0         | R/W-0<br>X[3    | R/W-0<br>31:24]                    | R/W-0                                     | R/W-0   | R/W-0   |  |
|-----------------|-----------------|------------------------------------|---|---|---|--|
|                 | X[3             | 31:24]                             |   |   | bit 8   |  |
|                 |                 |                                    |   |   | bit 8   |  |
|                 |                 |                                    |   |   | 0 110   |  |
|                 |                 |                                    |   |   |   |  |
| ) R/W-0         | R/W-0           | R/W-0                              | R/W-0                                     | R/W-0   | R/W-0   |  |
|                 | X[2             | 23:16]                             |   |   |   |  |
|                 |                 |                                    |   |   | bit 0   |  |
|                 |                 |                                    |   |   |   |  |
|                 |                 |                                    |   |   |   |  |
| W = Writable    | e bit           | U = Unimplemented bit, read as '0' |   |   |   |  |
| '1' = Bit is se | 1' = Bit is set |                                    | ared                                      | x = Bit is unknown                                      |   |  |
|                 | W = Writable    |                                    | X[23:16]<br>W = Writable bit U = Unimplem | X[23:16]<br>W = Writable bit U = Unimplemented bit, rea | X[23:16]<br>W = Writable bit U = Unimplemented bit, read as '0' |  |

bit 15-0 X[31:16]: XOR of Polynomial Term x<sup>n</sup> Enable bits

# 27.0 POWER-SAVING FEATURES

Note 1: This data sheet summarizes the features of the dsPIC33CK64MP105 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Watchdog Timer and Power-Saving Modes" (www.microchip.com/ DS70615) in the "dsPIC33/PIC24 Family Reference Manual".

The dsPIC33CK64MP105 family devices provide the ability to manage power consumption by selectively managing clocking to the CPU and the peripherals. In general, a lower clock frequency and a reduction in the number of peripherals being clocked constitutes lower consumed power.

dsPIC33CK64MP105 family devices can manage power consumption in four ways:

- Clock Frequency
- Instruction-Based Sleep and Idle modes
- Software-Controlled Doze mode
- Selective Peripheral Control in Software

Combinations of these methods can be used to selectively tailor an application's power consumption while still maintaining critical application features, such as timing-sensitive communications.

## 27.1 Clock Frequency and Clock Switching

The dsPIC33CK64MP105 family devices allow a wide range of clock frequencies to be selected under application control. If the system clock configuration is not locked, users can choose low-power or high-precision oscillators by simply changing the NOSCx bits (OSCCON[10:8]). The process of changing a system clock during operation, as well as limitations to the process, are discussed in more detail in Section 9.0 "Oscillator with High-Frequency PLL".

# 27.2 Instruction-Based Power-Saving Modes

The dsPIC33CK64MP105 family devices have two special power-saving modes that are entered through the execution of a special PWRSAV instruction. Sleep mode stops clock operation and halts all code execution. Idle mode halts the CPU and code execution, but allows peripheral modules to continue operation. The assembler syntax of the PWRSAV instruction is shown in Example 27-1.

Sleep and Idle modes can be exited as a result of an enabled interrupt, WDT time-out or a device Reset. When the device exits these modes, it is said to "wake-up".

#### EXAMPLE 27-1: PWRSAV INSTRUCTION SYNTAX

| PWRSAV | # O | ; | Put | the | device | into | Sleep mode |
|--------|-----|---|-----|-----|--------|------|------------|
| PWRSAV | #1  | ; | Put | the | device | into | Idle mode  |

# 27.2.1 SLEEP MODE

The following occurs in Sleep mode:

- The system clock source is shut down. If an on-chip oscillator is used, it is turned off.
- The device current consumption is reduced to a minimum, provided that no I/O pin is sourcing current.
- The Fail-Safe Clock Monitor does not operate, since the system clock source is disabled.
- The LPRC clock continues to run in Sleep mode if the WDT is enabled.
- The WDT, if enabled, is automatically cleared prior to entering Sleep mode.
- Some device features or peripherals can continue to operate. This includes items such as the Input Change Notification on the I/O ports or peripherals that use an External Clock input.
- Any peripheral that requires the system clock source for its operation is disabled.

The device wakes up from Sleep mode on any of the these events:

- · Any interrupt source that is individually enabled
- Any form of device Reset
- A WDT time-out

On wake-up from Sleep mode, the processor restarts with the same clock source that was active when Sleep mode was entered.

For optimal power savings, the regulators can be configured to go into standby when Sleep mode is entered by clearing the VREGS (RCON[8]) bit (default configuration).

If the application requires a faster wake-up time, and can accept higher current requirements, the VREGS (RCON[8]) bit can be set to keep the regulators active during Sleep mode. The available Low-Power Sleep modes are shown in Table 27-1. Additional regulator information is available in **Section 28.4 "On-Chip Voltage Regulator"**.

| Relative<br>Power | LPWREN       | VREGS | MODE                |
|-------------------|--------------|-------|---------------------|
| Highest           | 0            | 1     | Full power, active  |
| _                 | 0            | 0     | Full power, standby |
|                   | 1 <b>(1)</b> | 1     | Low power, active   |
| Lowest            | 1 <b>(1)</b> | 0     | Low power, standby  |

#### TABLE 27-1: LOW-POWER SLEEP MODES

**Note 1:** Low-Power modes, when LPWREN = 1, can only be used in the industrial temperature range.

#### 27.2.2 IDLE MODE

The following occurs in Idle mode:

- The CPU stops executing instructions.
- · The WDT is automatically cleared.
- The system clock source remains active. By default, all peripheral modules continue to operate normally from the system clock source, but can also be selectively disabled (see Section 27.4 "Peripheral Module Disable").
- If the WDT or FSCM is enabled, the LPRC also remains active.

The device wakes from Idle mode on any of these events:

- · Any interrupt that is individually enabled
- · Any device Reset
- A WDT time-out

On wake-up from Idle mode, the clock is reapplied to the CPU and instruction execution will begin (2-4 clock cycles later), starting with the instruction following the PWRSAV instruction or the first instruction in the ISR.

All peripherals also have the option to discontinue operation when Idle mode is entered to allow for increased power savings. This option is selectable in the control register of each peripheral; for example, the SIDL bit in the Timer1 Control register (T1CON[13]).

#### 27.2.3 INTERRUPTS COINCIDENT WITH POWER SAVE INSTRUCTIONS

Any interrupt that coincides with the execution of a PWRSAV instruction is held off until entry into Sleep or Idle mode has completed. The device then wakes up from Sleep or Idle mode.

# 27.3 Doze Mode

The preferred strategies for reducing power consumption are changing clock speed and invoking one of the power-saving modes. In some circumstances, this cannot be practical. For example, it may be necessary for an application to maintain uninterrupted synchronous communication, even while it is doing nothing else. Reducing system clock speed can introduce communication errors, while using a power-saving mode can stop communications completely.

Doze mode is a simple and effective alternative method to reduce power consumption while the device is still executing code. In this mode, the system clock continues to operate from the same source and at the same speed. Peripheral modules continue to be clocked at the same speed, while the CPU clock speed is reduced. Synchronization between the two clock domains is maintained, allowing the peripherals to access the SFRs while the CPU executes code at a slower rate.

Doze mode is enabled by setting the DOZEN bit (CLKDIV[11]). The ratio between peripheral and core clock speed is determined by the DOZE[2:0] bits (CLKDIV[14:12]). There are eight possible configurations, from 1:1 to 1:128, with 1:1 being the default setting.

Programs can use Doze mode to selectively reduce power consumption in event-driven applications. This allows clock-sensitive functions, such as synchronous communications, to continue without interruption while the CPU Idles, waiting for something to invoke an interrupt routine. An automatic return to full-speed CPU operation on interrupts can be enabled by setting the ROI bit (CLKDIV[15]). By default, interrupt events have no effect on Doze mode operation.

# 27.4 Peripheral Module Disable

The Peripheral Module Disable (PMD) registers provide a method to disable a peripheral module by stopping all clock sources supplied to that module. When a peripheral is disabled using the appropriate PMD control bit, the peripheral is in a minimum power consumption state. The control and status registers associated with the peripheral are also disabled, so writes to those registers do not have any effect and read values are invalid. A peripheral module is enabled only if both the associated bit in the PMD register is cleared and the peripheral is supported by the specific dsPIC<sup>®</sup> DSC variant. If the peripheral is present in the device, it is enabled in the PMD register by default.

Note 1: If a PMD bit is set, the corresponding module is disabled after a delay of one instruction cycle. Similarly, if a PMD bit is cleared, the corresponding module is enabled after a delay of one instruction cycle (assuming the module control registers are already configured to enable module operation).

# 27.5 Power-Saving Resources

Many useful resources are provided on the main product page of the Microchip website for the devices listed in this data sheet. This product page contains the latest updates and additional information.

#### 27.5.1 KEY RESOURCES

- "Watchdog Timer and Power-Saving Modes" (www.microchip.com/DS70615) in the "dsPIC33/ PIC24 Family Reference Manual"
- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All related *"dsPIC33/PIC24 Family Reference Manual"* Sections
- Development Tools

#### 27.6 PMD Control Registers

#### REGISTER 27-1: PMD1: PERIPHERAL MODULE DISABLE 1 CONTROL REGISTER U-0 U-0 U-0 U-0 U-0 R/W-0 R/W-0 R/W-0 T1MD QEI1MD **PWMMD** bit 15 bit 8 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 U-0 U-0 R/W-0 U2MD I2C1MD U1MD SPI2MD SPI1MD ADC1MD bit 7 bit 0 Legend: R = Readable bit U = Unimplemented bit, read as '0' W = Writable bit -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15-12 Unimplemented: Read as '0' bit 11 T1MD: Timer1 Module Disable bit 1 = Timer1 module is disabled 0 = Timer1 module is enabled bit 10 QEI1MD: QEI1 Module Disable bit 1 = QEI1 module is disabled0 = QEI1 module is enabled bit 9 PWMMD: PWM Module Disable bit 1 = PWM module is disabled 0 = PWM module is enabled bit 8 Unimplemented: Read as '0' bit 7 I2C1MD: I2C1 Module Disable bit 1 = I2C1 module is disabled 0 = I2C1 module is enabled bit 6 U2MD: UART2 Module Disable bit 1 = UART2 module is disabled 0 = UART2 module is enabled bit 5 U1MD: UART1 Module Disable bit 1 = UART1 module is disabled 0 = UART1 module is enabled SPI2MD: SPI2 Module Disable bit bit 4 1 = SPI2 module is disabled 0 = SPI2 module is enabled bit 3 SPI1MD: SPI1 Module Disable bit 1 = SPI1 module is disabled 0 = SPI1 module is enabled bit 2-1 Unimplemented: Read as '0' bit 0 ADC1MD: ADC Module Disable bit 1 = ADC module is disabled 0 = ADC module is enabled

# REGISTER 27-2: PMD2: PERIPHERAL MODULE DISABLE 2 CONTROL REGISTER

| U-0            | U-0   | U-0  | U-0  | U-0    | U-0                                     | U-0    | U-0    |  |  |  |  |
|----------------|---|--|--|--------|---|--------|--------|--|--|--|--|
| _              | —   | —  | _  | _      | —                                       | _      |        |  |  |  |  |
| pit 15         |   |  |  |        |   |        | bit    |  |  |  |  |
|                |   |  |  |        |   |        |        |  |  |  |  |
| U-0            | U-0   | U-0  | R/W-0  | R/W-0  | R/W-0                                   | R/W-0  | R/W-0  |  |  |  |  |
| —              | —   | —  | CCP5MD   | CCP4MD | CCP3MD                                  | CCP2MD | CCP1MD |  |  |  |  |
| oit 7          |   |  |  |        |   |        | bit    |  |  |  |  |
|                |   |  |  |        |   |        |        |  |  |  |  |
| _egend:        |   |  |  |        |   |        |        |  |  |  |  |
| R = Readab     |   | W = Writable                                     |  | •      | nented bit, read                        |        |        |  |  |  |  |
| n = Value a    | = Value at POR '1' = Bit is set   |  |  |        | '0' = Bit is cleared x = Bit is unknown |        |        |  |  |  |  |
|                |   |  | (0)  |        |   |        |        |  |  |  |  |
| oit 15-5       | •   | nted: Read as                                    |  |        |   |        |        |  |  |  |  |
| oit 4          |   | CCP5 Module                                      | 2.00.0.0 0.0                                       |        |   |        |        |  |  |  |  |
|                | 1 = SCCP5 module is disabled  |  |  |        |   |        |        |  |  |  |  |
|                |   | module is enab                                   |  |        |   |        |        |  |  |  |  |
| oit 3          |   | CCP4MD: SCCP4 Module Disable bit                 |  |        |   |        |        |  |  |  |  |
|                | 1 = SCCP4 module is disabled  |  |  |        |   |        |        |  |  |  |  |
|                | 0 = SCCP4   | module is enab                                   | led  |        |   |        |        |  |  |  |  |
| oit 2          | CCP3MD: S   | CCP3 Module                                      | Disable bit  |        |   |        |        |  |  |  |  |
|                |   | 1 = SCCP3 module is disabled                     |  |        |   |        |        |  |  |  |  |
|                |   | module is enab                                   | led  |        |   |        |        |  |  |  |  |
|                | 0 = SUCP3   |  | lou  |        |   |        |        |  |  |  |  |
| oit 1          |   | CCP2 Module                                      |  |        |   |        |        |  |  |  |  |
| oit 1          | <b>CCP2MD:</b> S<br>1 = SCCP2   | CCP2 Module module is disal                      | Disable bit<br>bled                                |        |   |        |        |  |  |  |  |
| pit 1          | <b>CCP2MD:</b> S<br>1 = SCCP2   | CCP2 Module                                      | Disable bit<br>bled                                |        |   |        |        |  |  |  |  |
| oit 1<br>oit 0 | <b>CCP2MD:</b> S<br>1 = SCCP2<br>0 = SCCP2                                  | CCP2 Module module is disal                      | Disable bit<br>bled<br>lled                        |        |   |        |        |  |  |  |  |
|                | <b>CCP2MD:</b> S<br>1 = SCCP2<br>0 = SCCP2<br><b>CCP1MD:</b> S<br>1 = SCCP1 | CCP2 Module<br>module is disal<br>module is enab | Disable bit<br>bled<br>bled<br>Disable bit<br>bled |        |   |        |        |  |  |  |  |

| ·             |            |                            |        |                   |                |                  |       |  |  |  |  |
|---------------|------------|----------------------------|--------|-------------------|----------------|------------------|-------|--|--|--|--|
| U-0           | U-0        | U-0                        | U-0    | U-0               | U-0            | U-0              | U-0   |  |  |  |  |
| —             | —          | —                          | _      | —                 | —              | —                | —     |  |  |  |  |
| bit 15        |            |                            |        |                   |                | · · ·            | bit 8 |  |  |  |  |
|               |            |                            |        |                   |                |                  |       |  |  |  |  |
| R/W-0         | U-0        | R/W-0                      | U-0    | R/W-0             | U-0            | R/W-0            | U-0   |  |  |  |  |
| CRCMD         | —          | QEI2MD                     |        | U3MD              |                | I2C2MD           | _     |  |  |  |  |
| bit 7         |            | · · · ·                    |        | · · ·             |                | · · · · ·        | bit 0 |  |  |  |  |
|               |            |                            |        |                   |                |                  |       |  |  |  |  |
| Legend:       |            |                            |        |                   |                |                  |       |  |  |  |  |
| R = Readat    | ole bit    | W = Writable b             | it     | U = Unimplem      | ented bit, rea | ad as '0'        |       |  |  |  |  |
| -n = Value a  | at POR     | '1' = Bit is set           |        | '0' = Bit is clea | ired           | x = Bit is unkno | own   |  |  |  |  |
|               |            |                            |        |                   |                |                  |       |  |  |  |  |
| bit 15-8      | Unimplemer | Unimplemented: Read as '0' |        |                   |                |                  |       |  |  |  |  |
| bit 7         | CRCMD: CR  | C Module Disab             | le bit |                   |                |                  |       |  |  |  |  |
|               |            | dule is disabled           |        |                   |                |                  |       |  |  |  |  |
|               |            | dule is enabled            |        |                   |                |                  |       |  |  |  |  |
| bit 6         | Unimplemer | nted: Read as '0           | 1      |                   |                |                  |       |  |  |  |  |
| bit 5         | QEI2MD: QE | I2 Module Disab            | le bit |                   |                |                  |       |  |  |  |  |
|               |            | dule is disabled           |        |                   |                |                  |       |  |  |  |  |
|               |            | dule is enabled            |        |                   |                |                  |       |  |  |  |  |
| bit 4         | •          | nted: Read as '0           |        |                   |                |                  |       |  |  |  |  |
| bit 3         |            | T3 Module Disab            |        |                   |                |                  |       |  |  |  |  |
|               |            | nodule is disable          |        |                   |                |                  |       |  |  |  |  |
|               |            | nodule is enable           | -      |                   |                |                  |       |  |  |  |  |
| bit 2         | -          | nted: Read as '0           |        |                   |                |                  |       |  |  |  |  |
| bit 1         |            | 2 Module Disabl            | e bit  |                   |                |                  |       |  |  |  |  |
|               |            | dule is disabled           |        |                   |                |                  |       |  |  |  |  |
| <b>h</b> :+ 0 |            |                            | ,      |                   |                |                  |       |  |  |  |  |
| bit 0         | Unimplemen | nted: Read as '0           |        |                   |                |                  |       |  |  |  |  |
|               |            |                            |        |                   |                |                  |       |  |  |  |  |

#### REGISTER 27-3: PMD3: PERIPHERAL MODULE DISABLE 3 CONTROL REGISTER

| U-0                               | U-0 | U-0            | U-0 | U-0                                | U-0  | U-0             | U-0   |  |  |
|-----------------------------------|-----|----------------|-----|------------------------------------|------|-----------------|-------|--|--|
| —                                 | —   | —              | —   | —                                  | —    | —               |       |  |  |
| bit 15                            |     |                |     |                                    |      |                 | bit 8 |  |  |
|                                   |     |                |     |                                    |      |                 |       |  |  |
| U-0                               | U-0 | U-0            | U-0 | R/W-0                              | U-0  | U-0             | U-0   |  |  |
| _                                 | —   | —              |     | REFOMD                             | —    | —               |       |  |  |
| bit 7                             |     |                |     |                                    |      |                 | bit 0 |  |  |
|                                   |     |                |     |                                    |      |                 |       |  |  |
| Legend:                           |     |                |     |                                    |      |                 |       |  |  |
| R = Readable bit W = Writable     |     | W = Writable b | oit | U = Unimplemented bit, read as '0' |      |                 |       |  |  |
| -n = Value at POR '1' = Bit is se |     |                |     | '0' = Bit is clea                  | ared | x = Bit is unkr | nown  |  |  |

bit 15-4 Unimplemented: Read as '0'

- bit 3 **REFOMD:** Reference Clock Module Disable bit
  - 1 = Reference clock module is disabled
  - 0 = Reference clock module is enabled
- bit 2-0 Unimplemented: Read as '0'

| U-0          | U-0                         | U-0              | U-0       | R/W-0             | R/W-0           | R/W-0           | R/W-0  |
|--------------|-----------------------------|------------------|-----------|-------------------|-----------------|-----------------|--------|
| —            | —                           | —                |           | DMA3MD            | DMA2MD          | DMA1MD          | DMA0MD |
| bit 15       |                             |                  |           |                   |                 |                 | bit 8  |
|              |                             |                  |           |                   |                 |                 |        |
| U-0          | U-0                         | U-0              | U-0       | U-0               | U-0             | U-0             | R/W-0  |
| —            | —                           |                  | _         | —                 | _               | —               | SPI3MD |
| bit 7        |                             |                  |           |                   |                 |                 | bit 0  |
|              |                             |                  |           |                   |                 |                 |        |
| Legend:      |                             |                  |           |                   |                 |                 |        |
| R = Readab   | ole bit                     | W = Writable b   | bit       | U = Unimplem      | nented bit, rea | d as '0'        |        |
| -n = Value a | at POR                      | '1' = Bit is set |           | '0' = Bit is clea | ared            | x = Bit is unkn | own    |
|              |                             |                  |           |                   |                 |                 |        |
| bit 15-12    | Unimplement                 | ted: Read as '0  | ,         |                   |                 |                 |        |
| bit 11       | DMA3MD: DN                  | AA3 Module Dis   | sable bit |                   |                 |                 |        |
|              |                             | dule is disabled |           |                   |                 |                 |        |
|              |                             | dule is enabled  |           |                   |                 |                 |        |
| bit 10       |                             | MA2 Module Dis   |           |                   |                 |                 |        |
|              |                             | dule is disabled | -         |                   |                 |                 |        |
| bit 9        |                             | AA1 Module Dis   |           |                   |                 |                 |        |
| DIUB         |                             | dule is disable  |           |                   |                 |                 |        |
|              |                             | dule is enabled  | -         |                   |                 |                 |        |
| bit 8        | DMA0MD: DN                  | AO Module Dis    | sable bit |                   |                 |                 |        |
|              | 1 = DMA0 module is disabled |                  |           |                   |                 |                 |        |
|              | 0 = DMA0 module is enabled  |                  |           |                   |                 |                 |        |
| bit 7-1      | Unimplement                 | ted: Read as '0  | ,         |                   |                 |                 |        |
| bit 0        | SPI3MD: SPI                 | 3 Module Disab   | le bit    |                   |                 |                 |        |
|              |                             | ule is disabled  |           |                   |                 |                 |        |
|              | 0 = SPI3 mod                | ule is enabled   |           |                   |                 |                 |        |
|              |                             |                  |           |                   |                 |                 |        |

#### REGISTER 27-5: PMD6: PERIPHERAL MODULE DISABLE 6 CONTROL REGISTER

| U-0           | U-0   | U-0                                   | U-0            | U-0               | R/W-0            | R/W-0           | R/W-0  |  |  |  |
|---------------|---|---------------------------------------|----------------|-------------------|------------------|-----------------|--------|--|--|--|
| _             | -   |                                       | _              | -                 | CMP3MD           | CMP2MD          | CMP1MD |  |  |  |
| bit 15        | 15  |                                       |                |                   |                  |                 | bit 8  |  |  |  |
|               |   |                                       |                |                   |                  |                 |        |  |  |  |
| U-0           | U-0   | U-0                                   | U-0            | R/W-0             | U-0              | U-0             | U-0    |  |  |  |
|               |   | —                                     |                | PTGMD             |                  | —               |        |  |  |  |
| bit 7         |   |                                       |                |                   |                  |                 | bit C  |  |  |  |
|               |   |                                       |                |                   |                  |                 |        |  |  |  |
| Legend:       |   |                                       |                |                   |                  |                 |        |  |  |  |
| R = Readabl   | le bit  | W = Writable b                        | oit            | U = Unimplem      | nented bit, read | d as '0'        |        |  |  |  |
| -n = Value at | t POR   | '1' = Bit is set                      |                | '0' = Bit is clea | ared             | x = Bit is unkn | own    |  |  |  |
|               |   |                                       |                |                   |                  |                 |        |  |  |  |
| bit 15-11     | Unimpleme   | nted: Read as '0                      | ,              |                   |                  |                 |        |  |  |  |
| bit 10        | CMP3MD: (   | Comparator 3 Mo                       | dule Disable I | bit               |                  |                 |        |  |  |  |
|               |   | ator 3 module is o                    |                |                   |                  |                 |        |  |  |  |
|               | •   | ator 3 module is e                    |                |                   |                  |                 |        |  |  |  |
| bit 9         |   | Comparator 2 Mo                       |                | bit               |                  |                 |        |  |  |  |
|               |   | ator 2 module is a ator 2 module is a |                |                   |                  |                 |        |  |  |  |
| bit 8         | •   |                                       |                | sit               |                  |                 |        |  |  |  |
|               | <b>CMP1MD:</b> Comparator 1 Module Disable bit<br>1 = Comparator 1 module is disabled |                                       |                |                   |                  |                 |        |  |  |  |
|               | •   | ator 1 module is e                    |                |                   |                  |                 |        |  |  |  |
| bit 7-4       | Unimplemented: Read as '0'  |                                       |                |                   |                  |                 |        |  |  |  |
| bit 3         | PTGMD: PT   | G Module Disabl                       | e bit          |                   |                  |                 |        |  |  |  |
|               | 1 = PTG mc  | dule is disabled                      |                |                   |                  |                 |        |  |  |  |
|               | 0 = PTG mc  | haldens is anabled                    |                |                   |                  |                 |        |  |  |  |
|               | ° • ••  |                                       |                |                   |                  |                 |        |  |  |  |

| U-0          | U-0   | R/W-0                                 | R/W-0           | R/W-0             | U-0             | U-0             | R/W-0 |
|--------------|---|---------------------------------------|-----------------|-------------------|-----------------|-----------------|-------|
| —            | —   | OPAMPMD                               | SENT2MD         | SENT1MD           | _               | —               | DMTMD |
| bit 15       |   |                                       |                 |                   |                 |                 | bit 8 |
|              |   |                                       |                 |                   |                 |                 |       |
| U-0          | U-0   | R/W-0                                 | R/W-0           | R/W-0             | R/W-0           | R/W-0           | U-0   |
|              | _   | CLC4MD                                | CLC3MD          | CLC2MD            | CLC1MD          | BIASMD          | —     |
| bit 7        |   |                                       |                 |                   |                 |                 | bit ( |
| Legend:      |   |                                       |                 |                   |                 |                 |       |
| R = Readab   | le bit  | W = Writable                          | bit             | U = Unimplem      | ented bit, read | l as '0'        |       |
| -n = Value a | t POR   | '1' = Bit is set                      |                 | '0' = Bit is clea | ared            | x = Bit is unkr | nown  |
|              |   |                                       | _               |                   |                 |                 |       |
| bit 15-14    | -   | nted: Read as '                       |                 |                   |                 |                 |       |
| bit 13       |   | Op Amp Module                         |                 |                   |                 |                 |       |
|              |   | modules are dis<br>modules are en     |                 |                   |                 |                 |       |
| bit 12       |   | SENT2 Module                          |                 |                   |                 |                 |       |
|              |   | module is disable                     |                 |                   |                 |                 |       |
|              | 0 = SENT2 r   | module is enable                      | ed              |                   |                 |                 |       |
| bit 11       | SENT1MD:  | SENT1 Module                          | Disable bit     |                   |                 |                 |       |
|              | -   | module is disable<br>module is enable |                 |                   |                 |                 |       |
| bit 10-9     | Unimpleme   | nted: Read as '                       | )'              |                   |                 |                 |       |
| bit 8        | DMTMD: De   | adman Timer M                         | odule Disable I | bit               |                 |                 |       |
|              |   | dule is disabled                      |                 |                   |                 |                 |       |
| bit 7-6      | Unimpleme   | nted: Read as '                       | )'              |                   |                 |                 |       |
| bit 5        | CLC4MD: C   | LC4 Module Dis                        | able bit        |                   |                 |                 |       |
|              |   | odule is disabled<br>odule is enabled |                 |                   |                 |                 |       |
| bit 4        | CLC3MD: C   | LC3 Module Dis                        | able bit        |                   |                 |                 |       |
|              | 1 = CLC3 module is disabled<br>0 = CLC3 module is enabled   |                                       |                 |                   |                 |                 |       |
| bit 3        | CLC2MD: C   | LC2 Module Dis                        | able bit        |                   |                 |                 |       |
|              | 1 = CLC2 module is disabled<br>0 = CLC2 module is enabled   |                                       |                 |                   |                 |                 |       |
| bit 2        | CLC1MD: CLC1 Module Disable bit   |                                       |                 |                   |                 |                 |       |
|              | 1 = CLC1 module is disabled<br>0 = CLC1 module is enabled   |                                       |                 |                   |                 |                 |       |
| bit 1        | BIASMD: Co  | onstant-Current                       | Source Module   | e Disable bit     |                 |                 |       |
|              | BIASMD: Constant-Current Source Module Disable bit<br>1 = Constant-current source module is disabled<br>0 = Constant-current source module is enabled |                                       |                 |                   |                 |                 |       |
|              |   | E-Current Source                      | module is chu   | bicu              |                 |                 |       |

# REGISTER 27-7: PMD8: PERIPHERAL MODULE DISABLE 8 CONTROL REGISTER

# TABLE 27-2: PMD REGISTERS

| Register | Bit 15 | Bit14 | Bit 13  | Bit 12  | Bit 11  | Bit 10 | Bit 9  | Bit 8  | Bit 7  | Bit 6 | Bit 5  | Bit 4  | Bit 3  | Bit 2  | Bit 1  | Bit 0  |
|----------|--------|-------|---------|---------|---------|--------|--------|--------|--------|-------|--------|--------|--------|--------|--------|--------|
| PMD1     |        | _     | —       | —       | T1MD    | QEIMD  | PWMMD  | —      | I2C1MD | U2MD  | U1MD   | SPI2MD | SPI1MD | —      | —      | ADC1MD |
| PMD2     | _      | _     | —       | _       |         | _      | —      | _      |        | _     | —      | CCP5MD | CCP4MD | CCP3MD | CCP2MD | CCP1MD |
| PMD3     |        |       | —       | _       | _       |        | _      | _      | CRCMD  |       | QEI2MD | _      | U3MD   |        | I2C2MD | _      |
| PMD4     | _      | _     | —       | _       |         | -      | —      | _      |        |       | —      | —      | REFOMD | _      | _      | —      |
| PMD6     | _      | _     | —       | _       | DMA3MD  | DMA2MD | DMA1MD | DMA0MD |        | _     | —      | _      | _      | _      | _      | SPI3MD |
| PMD7     |        | _     | _       | _       | _       | CMP3MD | CMP2MD | CMP1MD |        |       | _      | _      | PTGMD  |        | _      | —      |
| PMD8     | _      | _     | OPAMPMD | SENT2MD | SENT1MD |        | _      | DMTMD  | _      | _     | CLC4MD | CLC3MD | CLC2MD | CLC1MD | BIASMD | —      |

NOTES:

# 28.0 SPECIAL FEATURES

Note: This data sheet summarizes the features of the dsPIC33CK64MP105 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the related section of the "dsPIC33/PIC24 Family Reference Manual", which is available from the Microchip website (www.microchip.com).

The dsPIC33CK64MP105 family devices include several features intended to maximize application flexibility and reliability, and minimize cost through elimination of external components. These are:

- Flexible Configuration
- Watchdog Timer (WDT)
- Code Protection and CodeGuard<sup>™</sup> Security
- · JTAG Boundary Scan Interface
- In-Circuit Serial Programming<sup>™</sup> (ICSP<sup>™</sup>)
- In-Circuit Emulation
- Brown-out Reset (BOR)

# 28.1 Configuration Bits

In dsPIC33CK64MP105 family devices, the Configuration Words are implemented as volatile memory. This means that configuration data will get loaded to volatile memory (from the Flash Configuration Words) each time the device is powered up. Configuration data is stored at the end of the on-chip program memory space, known as the Flash Configuration Words. Their specific locations are shown in Table 28-1. The configuration data is automatically loaded from the Flash Configuration Words to the proper Configuration Shadow registers during device Resets.

| Note: | Configuration data is reloaded on all types |
|-------|---|
|       | of device Resets.                           |

When creating applications for these devices, users should always specifically allocate the location of the Flash Configuration Words for configuration data in their code for the compiler. This is to make certain that program code is not stored in this address when the code is compiled. Program code executing out of configuration space will cause a device Reset.

**Note:** Performing a page erase operation on the last page of program memory clears the Flash Configuration Words.

#### TABLE 28-1: dsPIC33CKXXMPX0X CONFIGURATION ADDRESSES

| Register Name | 64k      | 32k      |
|---------------|----------|----------|
| FSEC          | 0x00AF00 | 0x005F00 |
| FBSLIM        | 0x00AF10 | 0x005F10 |
| FSIGN         | 0x00AF14 | 0x005F14 |
| FOSCSEL       | 0x00AF18 | 0x005F18 |
| FOSC          | 0x00AF1C | 0x005F1C |
| FWDT          | 0x00AF20 | 0x005F20 |
| FPOR          | 0x00AF24 | 0x005F24 |
| FICD          | 0x00AF28 | 0x005F28 |
| FDMTIVTL      | 0x00AF2C | 0x005F2C |
| FDMTIVTH      | 0x00AF30 | 0x005F30 |
| FDMTCNTL      | 0x00AF34 | 0x005F34 |
| FDMTCNTH      | 0x00AF38 | 0x005F38 |
| FDMT          | 0x00AF3C | 0x005F3C |
| FDEVOPT       | 0x00AF40 | 0x005F40 |
| FALTREG       | 0x00AF44 | 0x005F44 |

# TABLE 28-2: CONFIGURATION REGISTERS MAP

| Register<br>Name | Bits 23-16 | Bit 15              | Bit 14 | Bit 13     | Bit 12      | Bit 11 | Bit 10            | Bit 9               | Bit 8            | Bit 7            | Bit 6      | Bit 5            | Bit 4            | Bit 3       | Bit 2            | Bit 1      | Bit 0   |
|------------------|------------|---------------------|--------|------------|-------------|--------|-------------------|---------------------|------------------|------------------|------------|------------------|------------------|-------------|------------------|------------|---------|
| FSEC             | -          | AIVTDIS             | —      | -          | _           |        | CSS[2:0]          |                     | CWRP             | GS               | S[1:0]     | GWRP             | -                | BSEN        | BSS              | [1:0]      | BWRP    |
| FBSLIM           | _          | _                   | _      | _          |             |        |                   |                     |                  |                  | BSLIM[12:0 | )]               |                  |             |                  |            |         |
| FSIGN            | _          | ۲ <mark>(2</mark> ) | _      | _          | _           | _      | _                 | _                   | —                | _                | —          | _                | —                | _           | —                | _          | —       |
| FOSCSEL          | _          | —                   | _      | —          | _           | IESO   |                   |                     |                  | FNOSC[2:0]       |            |                  |                  |             |                  |            |         |
| FOSC             | _          | _                   | _      | _          | XTBST       | XTCF   | G[1:0]            | _                   | PLLKEN           | FCK              | SM[1:0]    | _                | _                | _           | OSCIOFCN         | POSC       | MD[1:0] |
| FWDT             | _          | FWDTEN              |        |            | SWDTPS[4:0] |        |                   | WDTW                | /IN[1:0]         | WINDIS           | RCLKS      | SEL[1:0]         |                  | RWDTPS[4:0] |                  |            |         |
| FPOR             | _          | _                   | _      | _          | _           | -      | r <sup>(1</sup> ) | _                   | _                | _                | BISTDIS    | r <sup>(1)</sup> | r <sup>(1)</sup> | _           | _                | _          | _       |
| FICD             | _          | _                   | _      | _          | _           | -      | _                 | _                   | _                | r(1)             | _          | JTAGEN           | _                | _           | _                | ICS        | [1:0]   |
| FDMTIVTL         | —          |                     |        |            |             |        |                   |                     | DMTI             | VT[15:0]         |            |                  |                  |             |                  |            |         |
| FDMTIVTH         | —          |                     |        |            |             |        |                   |                     | DMTI             | /T[31:16]        |            |                  |                  |             |                  |            |         |
| FDMTCNTL         | _          |                     |        |            |             |        |                   |                     | DMTC             | NT[15:0]         |            |                  |                  |             |                  |            |         |
| FDMTCNTH         | —          |                     |        |            |             |        |                   |                     | DMTC             | NT[31:16]        |            |                  |                  |             |                  |            |         |
| FDMT             | —          | —                   | -      | —          | _           | _      |                   |                     | —                | —                |            | —                | —                | —           | _                | _          | DMTDIS  |
| FDEVOPT          | —          | —                   | -      | SPI2PIN    | _           | _      | SMB3EN            | ۲ <mark>(2</mark> ) | r <sup>(2)</sup> | r <sup>(1)</sup> |            | —                | ALTI2C2          | ALTI2C1     | r <sup>(1)</sup> | _          | —       |
| FALTREG          | —          | —                   |        | CTXT4[2:0] |             | _      |                   | CTXT3[2:0]          |                  | —                |            | CTXT2[2:0]       |                  | —           |                  | CTXT1[2:0] |         |

Legend: — = unimplemented bit, read as '1'; r = reserved bit.

Note 1: Bit reserved, maintain as '1'.

2: Bit reserved, maintain as '0'.

bit 16

bit 8

bit 0

| REGISTER    |  |                  |               |  |            |        |          |  |  |
|-------------|--|------------------|---------------|--|------------|--------|----------|--|--|
| U-1         | U-1  | U-1              | U-1           | U-1                                    | U-1        | U-1    | U-1      |  |  |
| —           | —  | — —              |               | —                                      |            | —      | —        |  |  |
| bit 23      |  |                  |               |  |            |        | bit      |  |  |
| R/PO-1      | U-1  | U-1 U-1          |               | R/PO-1                                 | R/PO-1     | R/PO-1 | R/PO-1   |  |  |
| AIVTDIS     | —  | _                |               | CSS2                                   | CSS1       | CSS0   | CWRP     |  |  |
| bit 15      |  |                  |               |  |            | I      | bit      |  |  |
|             |  |                  |               |  |            |        | <u> </u> |  |  |
| R/PO-1      | R/PO-1   | R/PO-1           | U-1           | R/PO-1                                 | R/PO-1     | R/PO-1 | R/PO-1   |  |  |
| GSS1        | GSS0   | GWRP             |               | BSEN                                   | BSS1       | BSS0   | BWRP     |  |  |
| bit 7       |  |                  |               |  |            |        | bit      |  |  |
| Legend:     |  | PO = Progran     | n Once bit    |  |            |        |          |  |  |
| R = Readab  | le bit   | W = Writable     | bit           | U = Unimplemented bit, read as '0'     |            |        |          |  |  |
| -n = Erased | value  | '1' = Bit is set |               | '0' = Bit is cleared x = Bit is unknow |            |        |          |  |  |
| bit 23-16   | Unimplomon   | ted: Read as '   | 1 3           |  |            |        |          |  |  |
| bit 15      | -  |                  |               | Diachla hit                            |            |        |          |  |  |
| DIU 15      | AIVTDIS: Alternate Interrupt Vector Table Disable bit  |                  |               |  |            |        |          |  |  |
|             | 1 = Disables AIVT<br>0 = Enables AIVT                  |                  |               |  |            |        |          |  |  |
| bit 14-12   | Unimplemen   | ted: Read as ':  | l'            |  |            |        |          |  |  |
| bit 11-9    | CSS[2:0]: Co   | onfiguration Sec | ment Code Fla | ash Protection                         | Level bits |        |          |  |  |
|             | 111 = No protection (other than CWRP write protection) |                  |               |  |            |        |          |  |  |

|         | 10x = Enhanced security   |
|---------|---|
| 1.11.0  | 0xx = High security   |
| bit 8   | <b>CWRP:</b> Configuration Segment Write-Protect bit  |
|         | <ul> <li>1 = Configuration Segment is not write-protected</li> <li>0 = Configuration Segment is write-protected</li> </ul>            |
| bit 7-6 | GSS[1:0]: General Segment Code Flash Protection Level bits  |
|         | <ul> <li>11 = No protection (other than GWRP write protection)</li> <li>10 = Standard security</li> <li>0x = High security</li> </ul> |
| bit 5   | GWRP: General Segment Write-Protect bit   |
|         | <ul> <li>1 = User program memory is not write-protected</li> <li>0 = User program memory is write-protected</li> </ul>                |
| bit 4   | Unimplemented: Read as '1'  |
| bit 3   | BSEN: Boot Segment Control bit  |
|         | 1 = No Boot Segment   |
|         | 0 = Boot Segment size is determined by BSLIM[12:0]  |
| bit 2-1 | BSS[1:0]: Boot Segment Code Flash Protection Level bits   |
|         | <ul> <li>11 = No protection (other than BWRP write protection)</li> <li>10 = Standard security</li> <li>0x = High security</li> </ul> |
| bit 0   | BWRP: Boot Segment Write-Protect bit  |
|         | 1 = User program memory is not write-protected  |
|         | 0 = User program memory is write-protected  |
|         |   |

110 = Standard security

| <b>REGISTER 28-2: FBSLIM CONFIGURATION REGISTER</b> |
|---|
|---|

| U-1    | U-1    | U-1    | U-1    | U-1                   | U-1                        | U-1    | U-1    |
|--------|--------|--------|--------|-----------------------|----------------------------|--------|--------|
| _      | —      | —      | —      | —                     | —                          | —      | —      |
| bit 23 |        |        |        |                       | •                          |        | bit 16 |
|        |        |        |        |                       |                            |        |        |
| U-1    | U-1    | U-1    | R/PO-1 | R/PO-1                | R/PO-1                     | R/PO-1 | R/PO-1 |
|        | —      | —      |        |                       | BSLIM[12:8] <sup>(1)</sup> |        |        |
| bit 15 |        |        |        |                       |                            |        | bit 8  |
|        |        |        |        |                       |                            |        |        |
| R/PO-1 | R/PO-1 | R/PO-1 | R/PO-1 | R/PO-1                | R/PO-1                     | R/PO-1 | R/PO-1 |
|        |        |        | BSLIN  | 4[7:0] <sup>(1)</sup> |                            |        |        |
| bit 7  |        |        |        |                       |                            |        | bit 0  |
|        |        |        |        |                       |                            |        |        |
|        |        |        |        |                       |                            |        |        |

| Legend:           | PO = Program Once bit |                             |                    |
|-------------------|-----------------------|-----------------------------|--------------------|
| R = Readable bit  | W = Writable bit      | U = Unimplemented bit, read | l as '0'           |
| -n = Erased value | '1' = Bit is set      | '0' = Bit is cleared        | x = Bit is unknown |

bit 23-13 Unimplemented: Read as '1'

- bit 12-0 BSLIM[12:0]: Boot Segment Code Flash Page Address Limit bits<sup>(1)</sup> Contains the page address of the first active General Segment page. The value to be programmed is the inverted page address, such that programming additional '0's can only increase the Boot Segment size.
- Note 1: The BSLIMx bits are a 'write-once' element. If, after the Reset sequence, they are not erased (all '1's), then programming of the FBSLIM bits is prohibited. An attempt to do so will fail to set the WR bit (NVMCON[15]), and consequently, have no effect.

| U-1                                | U-1        | U-1             | U-1   | U-1                   | U-1 | U-1 | U-1    |  |
|------------------------------------|------------|-----------------|---|-----------------------|-----|-----|--------|--|
| —                                  | —          | —               | —   | —                     | —   | —   | —      |  |
| bit 23                             |            |                 |   |                       |     |     | bit 16 |  |
|                                    |            |                 |   |                       |     |     |        |  |
| r-0                                | U-1        | U-1             | U-1   | U-1                   | U-1 | U-1 | U-1    |  |
| —                                  | —          | —               | —   | —                     | —   | —   | —      |  |
| bit 15                             |            | •               |   |                       |     | •   | bit 8  |  |
|                                    |            |                 |   |                       |     |     |        |  |
| U-1                                | U-1        | U-1             | U-1   | U-1                   | U-1 | U-1 | U-1    |  |
| —                                  | —          | —               | —   | —                     | —   | —   | —      |  |
| bit 7                              |            |                 |   |                       |     |     | bit 0  |  |
|                                    |            |                 |   |                       |     |     |        |  |
| Legend:                            |            | r = Reserved    | bit   | PO = Program Once bit |     |     |        |  |
| R = Readable bit W = Writable bit  |            | bit             | U = Unimplemented bit, read as '0'              |                       |     |     |        |  |
| -n = Erased value '1' = Bit is set |            |                 | $0^{\circ}$ = Bit is cleared x = Bit is unknown |                       |     |     |        |  |
|                                    |            |                 |   |                       |     |     |        |  |
| bit 23-16                          | Unimplemen | ted: Read as 'a | L'  |                       |     |     |        |  |
|                                    |            |                 |   |                       |     |     |        |  |

# **REGISTER 28-3: FSIGN CONFIGURATION REGISTER**

bit 15 Reserved: Maintain as '0'

bit 14-0 Unimplemented: Read as '1'

| U-1               | U-1        | U-1              | U-1        | U-1                                | U-1    | U-1                | U-1    |
|-------------------|------------|------------------|------------|------------------------------------|--------|--------------------|--------|
|                   | —          |                  | _          | —                                  | —      | —                  | _      |
| bit 23            |            |                  |            |                                    |        |                    | bit 16 |
|                   |            |                  |            |                                    |        |                    |        |
| U-1               | U-1        | U-1              | U-1        | U-1                                | U-1    | U-1                | U-1    |
| —                 | —          | —                | —          | —                                  | —      | —                  | —      |
| bit 15            |            |                  |            |                                    |        |                    | bit 8  |
|                   |            |                  |            |                                    |        |                    |        |
| R/PO-1            | U-1        | U-1              | U-1        | U-1                                | R/PO-1 | R/PO-1             | R/PO-1 |
| IESO              | —          | —                | —          | —                                  | FNOSC2 | FNOSC1             | FNOSC0 |
| bit 7             |            |                  |            |                                    |        |                    | bit 0  |
|                   |            |                  |            |                                    |        |                    |        |
| Legend:           |            | PO = Program     | n Once bit |                                    |        |                    |        |
| R = Readable bit  |            | W = Writable     | bit        | U = Unimplemented bit, read as '0' |        |                    |        |
| -n = Erased value |            | '1' = Bit is set |            | '0' = Bit is cleared               |        | x = Bit is unknown |        |
|                   |            |                  |            |                                    |        |                    |        |
| bit 23-8          | Unimplemen | ted: Read as '1  | L'         |                                    |        |                    |        |

#### **REGISTER 28-4: FOSCSEL CONFIGURATION REGISTER**

bit 7 IESO: Internal External Switchover bit

1 = Internal External Switchover mode is enabled (Two-Speed Start-up is enabled)

0 = Internal External Switchover mode is disabled (Two-Speed Start-up is disabled)

#### bit 6-3 Unimplemented: Read as '1'

bit 2-0 **FNOSC[2:0]:** Initial Oscillator Source Selection bits

- 111 = Internal Fast RC (FRC) Oscillator with Postscaler
- 110 = Backup Fast RC (BFRC)
- 101 = LPRC Oscillator
- 100 = Reserved
- 011 = Primary Oscillator with PLL (XTPLL, HSPLL, ECPLL)
- 010 = Primary (XT, HS, EC) Oscillator
- 001 = Internal Fast RC Oscillator with PLL (FRCPLL)
- 000 = Fast RC (FRC) Oscillator

# REGISTER 28-5: FOSC CONFIGURATION REGISTER

| U-1   | U-1  | U-1   | U-1  | U-1  | U-1  | U-1  |
|---|--|---|--|--|--|--|
| —   |  | —   | _  | —  | _  | _  |
|   |  |   |  |  |  | bit 16   |
|   |  |   |  |  |  |  |
| U-1   | U-1  |   | 1  | 1  | U-1  | R/PO-1   |
| —   |  | XTBST   | XTCFG1   | XTCFG0   |  | PLLKEN <sup>(1)</sup>  |
|   |  |   |  |  |  | bit 8  |
| R/PO-1  | U-1  | U-1   | U-1  | R/PO-1   | R/PO-1   | R/PO-1   |
| FCKSM0  | —  | —   | _  | OSCIOFNC   | POSCMD1  | POSCMD0  |
|   |  |   |  |  |  | bit 0  |
|   |  |   |  |  |  |  |
|   | PO = Program   | n Once bit  |  |  |  |  |
| e bit   | W = Writable   | bit   | U = Unimplen   | nented bit, read   | as '0'   |  |
| value   | '1' = Bit is set   |   | '0' = Bit is clea  | ared   | x = Bit is unkn  | IOWN   |
|   | ta da Da a da a ú  | - J   |  |  |  |  |
| -   |  |   | :  |  |  |  |
|   |  | Programmabil  | ity bit  |  |  |  |
|   |  |   |  |  |  |  |
| XTCFG[1:0]:   | Crystal Oscilla  | tor Drive Selec   | t bits   |  |  |  |
| Current gain  | orogrammabilit   | y for oscillator (  |  |  |  |  |
|   |  |   |  |  |  |  |
| •   |  | • •   |  |  |  |  |
|   |  |   |  |  |  |  |
| Unimplemen  | ted: Read as '   | 1'  |  |  |  |  |
| PLLKEN: PL  | L Lock Enable  | bit <sup>(1)</sup>  |  |  |  |  |
|   | 1 = PLL clock output will be disabled if lock is lost  |   |  |  |  |  |
| 0 = PLL clock output will not be disabled if lock is lost   |  |   |  |  |  |  |
|   | output will not  | be disabled if  |  |  |  |  |
| FCKSM[1:0]:   | output will not<br>Clock Switchi   | t be disabled if l<br>ng Mode bits  | lock is lost   |  |  |  |
| FCKSM[1:0]:<br>1x = Clock sv  | coutput will not<br>Clock Switchin<br>vitching is disa   | t be disabled if l<br>ng Mode bits<br>bled, Fail-Safe   | lock is lost<br>Clock Monitor  |  |  |  |
| FCKSM[1:0]:<br>1x = Clock sv<br>01 = Clock sv   | coutput will not<br>Clock Switchin<br>vitching is disa<br>vitching is enal   | t be disabled if l<br>ng Mode bits<br>bled, Fail-Safe<br>bled, Fail-Safe  | lock is lost<br>Clock Monitor<br>Clock Monitor i   | s disabled   |  |  |
| FCKSM[1:0]:<br>1x = Clock sv<br>01 = Clock sv<br>00 = Clock sv  | coutput will not<br>Clock Switchin<br>vitching is disa<br>vitching is enal   | t be disabled if l<br>ng Mode bits<br>bled, Fail-Safe<br>bled, Fail-Safe<br>bled, Fail-Safe   | lock is lost<br>Clock Monitor<br>Clock Monitor i   | s disabled   |  |  |
| FCKSM[1:0]:<br>1x = Clock sv<br>01 = Clock sv<br>00 = Clock sv<br>Unimplemen  | Clock Switchin<br>Clock Switchin<br>vitching is disa<br>vitching is enal<br>vitching is enal<br>ted: Read as f   | t be disabled if l<br>ng Mode bits<br>bled, Fail-Safe<br>bled, Fail-Safe<br>bled, Fail-Safe   | lock is lost<br>Clock Monitor<br>Clock Monitor i<br>Clock Monitor i  | s disabled<br>s enabled  |  |  |
| FCKSM[1:0]:<br>1x = Clock sw<br>01 = Clock sw<br>00 = Clock sw<br>Unimplemen<br>OSCIOFNC:<br>1 = OSCO is  | Clock Switchin<br>Clock Switchin<br>vitching is disa<br>vitching is enal<br>vitching is enal<br>ted: Read as<br>OSCO Pin Fur<br>the clock output   | t be disabled if I<br>ng Mode bits<br>bled, Fail-Safe<br>bled, Fail-Safe<br>bled, Fail-Safe<br>1'<br>nction bit (excep<br>ut  | lock is lost<br>Clock Monitor<br>Clock Monitor i<br>Clock Monitor i<br>ot in XT and HS   | s disabled<br>s enabled  |  |  |
| FCKSM[1:0]:<br>1x = Clock sv<br>01 = Clock sv<br>00 = Clock sv<br>Unimplemen<br>OSCIOFNC:<br>1 = OSCO is<br>0 = OSCO is   | coutput will not<br>Clock Switchin<br>vitching is disa<br>vitching is enal<br>vitching is enal<br>vitching is enal<br>ted: Read as '<br>OSCO Pin Fur<br>the clock output<br>the general put                                      | t be disabled if l<br>ng Mode bits<br>bled, Fail-Safe<br>bled, Fail-Safe<br>bled, Fail-Safe<br>1'<br>nction bit (excep<br>ut<br>rpose digital I/C   | lock is lost<br>Clock Monitor<br>Clock Monitor i<br>Clock Monitor i<br>ot in XT and HS<br>O pin  | s disabled<br>s enabled  |  |  |
| FCKSM[1:0]:<br>1x = Clock sw<br>01 = Clock sw<br>00 = Clock sw<br>Unimplement<br>OSCIOFNC:<br>1 = OSCO is<br>0 = OSCO is<br>POSCMD[1:0]                               | coutput will not<br>Clock Switchin<br>vitching is disa<br>vitching is enal<br>vitching is enal<br>ted: Read as<br>OSCO Pin Fur<br>the clock output<br>the general put<br>J: Primary Osc  | t be disabled if I<br>ng Mode bits<br>bled, Fail-Safe<br>bled, Fail-Safe<br>bled, Fail-Safe<br>1'<br>nction bit (excep<br>ut<br>rpose digital I/C<br>cillator Mode Se   | lock is lost<br>Clock Monitor<br>Clock Monitor i<br>Clock Monitor i<br>ot in XT and HS<br>O pin  | s disabled<br>s enabled  |  |  |
| FCKSM[1:0]:<br>1x = Clock sw<br>01 = Clock sw<br>00 = Clock sw<br>Unimplement<br>OSCIOFNC:<br>1 = OSCO is<br>0 = OSCO is<br>POSCMD[1:0<br>11 = Primary                | coutput will not<br>Clock Switchin<br>vitching is disa<br>vitching is enal<br>vitching is enal<br>ted: Read as<br>OSCO Pin Fur<br>the clock output<br>the general put<br>D]: Primary Osc<br>Oscillator is di                     | t be disabled if I<br>ng Mode bits<br>bled, Fail-Safe<br>bled, Fail-Safe<br>bled, Fail-Safe<br>1'<br>nction bit (excep<br>ut<br>rpose digital I/C<br>cillator Mode Se<br>sabled   | lock is lost<br>Clock Monitor<br>Clock Monitor i<br>Clock Monitor i<br>ot in XT and HS<br>D pin<br>elect bits  | s disabled<br>s enabled  |  |  |
| FCKSM[1:0]:<br>1x = Clock sw<br>01 = Clock sw<br>00 = Clock sw<br>Unimplemen<br>OSCIOFNC:<br>1 = OSCO is<br>0 = OSCO is<br>POSCMD[1:0<br>11 = Primary<br>10 = HS Crys | coutput will not<br>Clock Switchin<br>vitching is disa<br>vitching is enal<br>vitching is enal<br>ted: Read as<br>OSCO Pin Fur<br>the clock output<br>the general put<br>D]: Primary Osc<br>Oscillator is di<br>tal Oscillator n | t be disabled if I<br>ng Mode bits<br>bled, Fail-Safe<br>bled, Fail-Safe<br>bled, Fail-Safe<br>1'<br>nction bit (excep<br>ut<br>rpose digital I/C<br>cillator Mode Se   | lock is lost<br>Clock Monitor<br>Clock Monitor i<br>Clock Monitor i<br>ot in XT and HS<br>o pin<br>elect bits<br>32 MHz)   | s disabled<br>s enabled  |  |  |
|   | FCKSM0<br>e bit<br>value<br>Unimplemen<br>XTBST: Oscil<br>1 = Boosts th<br>0 = Default ki<br>XTCFG[1:0]:<br>Current gain  <br>11 = Gain3 (t<br>10 = Gain2 (t<br>01 = Gain1 (t<br>00 = Gain0 (t<br>Unimplemen<br>PLLKEN: PL       | PO       PO         FCKSM0       —         PO = Program         e bit       W = Writable         value       '1' = Bit is set         Unimplemented: Read as '         XTBST: Oscillator Kick-Start         1 = Boosts the kick-start         0 = Default kick-start         XTCFG[1:0]: Crystal Oscilla         Current gain programmabilit         11 = Gain3 (use for 24-32 N         10 = Gain2 (use for 16-24 N         01 = Gain1 (use for 8-16 MH         00 = Gain0 (use for 4-8 MH)         Unimplemented: Read as '         PLLKEN: PLL Lock Enable | -       -       XTBST         R/PO-1       U-1       U-1         FCKSM0       -       -         PO = Program Once bit       e         e bit       W = Writable bit         value       '1' = Bit is set         Unimplemented: Read as '1'         XTBST: Oscillator Kick-Start Programmabil         1 = Boosts the kick-start         0 = Default kick-start         XTCFG[1:0]: Crystal Oscillator Drive Select         Current gain programmability for oscillator (11 = Gain3 (use for 24-32 MHz crystals))         10 = Gain2 (use for 16-24 MHz crystals)         10 = Gain1 (use for 8-16 MHz crystals)         01 = Gain0 (use for 4-8 MHz crystals)         00 = Gain0 (use for 4-8 MHz crystals)         Unimplemented: Read as '1'         PLLKEN: PLL Lock Enable bit <sup>(1)</sup> | -       -       XTBST       XTCFG1         R/PO-1       U-1       U-1       U-1         FCKSM0       -       -       -         PO = Program Once bit       e       e       bit       U = Unimplem         value       '1' = Bit is set       '0' = Bit is clear         Unimplemented: Read as '1'       XTBST: Oscillator Kick-Start Programmability bit       1 = Boosts the kick-start         0 = Default kick-start       0 = Default kick-start       XTCFG[1:0]: Crystal Oscillator Drive Select bits         Current gain programmability for oscillator (output drive).       11 = Gain3 (use for 24-32 MHz crystals)       10 = Gain2 (use for 16-24 MHz crystals)         10 = Gain1 (use for 8-16 MHz crystals)       01 = Gain1 (use for 8-16 MHz crystals)       00 = Gain0 (use for 4-8 MHz crystals)         00 = Gain0 (use for 4-8 MHz crystals)       Unimplemented: Read as '1'       PLLKEN: PLL Lock Enable bit <sup>(1)</sup> | U-1       U-1       R/PO-1       R/PO-1       R/PO-1         Image: Hermited constraints       Image: Hermited constraints       Image: Hermited constraints       Image: Hermited constraints         R/PO-1       U-1       U-1       U-1       R/PO-1       R/PO-1         FCKSM0       -       -       -       OSCIOFNC         PO = Program Once bit         e bit       W = Writable bit       U = Unimplemented bit, read         value       '1' = Bit is set       '0' = Bit is cleared         Unimplemented: Read as '1'         XTBST: Oscillator Kick-Start Programmability bit         1 = Boosts the kick-start       0 = Default kick-start         VTCFG[1:0]: Crystal Oscillator Drive Select bits         Current gain programmability for oscillator (output drive).         11 = Gain3 (use for 24-32 MHz crystals)       10 = Gain2 (use for 16-24 MHz crystals)         10 = Gain1 (use for 8-16 MHz crystals)       01 = Gain1 (use for 8-16 MHz crystals)         00 = Gain0 (use for 4-8 MHz crystals)       Unimplemented: Read as '1'         PLLKEN: PLL Lock Enable bit <sup>(1)</sup> | Image: Definition of the second state of the second st |

**Note 1:** A time-out period will occur when the system clock switching logic requests the PLL clock source and the PLL is not already enabled.

| REGISTER 28-6: FWDT | CONFIGURATION REGISTER |
|---------------------|------------------------|
|---------------------|------------------------|

| U-1    | U-1 | U-1 | U-1 | U-1 | U-1 | U-1 | U-1    |
|--------|-----|-----|-----|-----|-----|-----|--------|
| —      | —   | —   | —   | —   | —   | —   | —      |
| bit 23 |     |     |     |     |     |     | bit 16 |

| R/PO-1 | R/PO-1  | R/PO-1  | R/PO-1  | R/PO-1  | R/PO-1  | R/PO-1  | R/PO-1  |
|--------|---------|---------|---------|---------|---------|---------|---------|
| FWDTEN | SWDTPS4 | SWDTPS3 | SWDTPS2 | SWDTPS1 | SWDTPS0 | WDTWIN1 | WDTWIN0 |
| bit 15 | •       |         |         |         |         |         | bit 8   |

| R/PO-1 | R/PO-1   | R/PO-1   | R/PO-1  | R/PO-1  | R/PO-1  | R/PO-1  | R/PO-1  |
|--------|----------|----------|---------|---------|---------|---------|---------|
| WINDIS | RCLKSEL1 | RCLKSEL0 | RWDTPS4 | RWDTPS3 | RWDTPS2 | RWDTPS1 | RWDTPS0 |
| bit 7  |          |          |         |         |         |         | bit 0   |

| Legend:           | PO = Program Once bit |                             |                    |
|-------------------|-----------------------|-----------------------------|--------------------|
| R = Readable bit  | W = Writable bit      | U = Unimplemented bit, read | d as '0'           |
| -n = Erased value | '1' = Bit is set      | '0' = Bit is cleared        | x = Bit is unknown |

| bit 23-16 | Unimplemented: Read as '1'  |
|-----------|---|
| bit 15    | FWDTEN: Watchdog Timer Enable bit   |
|           | <ul><li>1 = WDT is enabled in hardware</li><li>0 = WDT controller via the ON bit (WDTCONL[15])</li></ul>  |
| bit 14-10 | <b>SWDTPS[4:0]:</b> Sleep Mode Watchdog Timer Period Select bits<br>11111 = Divide by $2^{31} = 2,147,483,648$<br>11110 = Divide by $2^{30} = 1,073,741,824$  |
|           | 00001 = Divide by $2^1 = 2$<br>00000 = Divide by $2^0 = 1$  |
| bit 9-8   | WDTWIN[1:0]: Watchdog Timer Window Select bits  |
|           | <ul> <li>11 = WDT window is 25% of the WDT period</li> <li>10 = WDT window is 37.5% of the WDT period</li> <li>01 = WDT window is 50% of the WDT period</li> <li>00 = WDT Window is 75% of the WDT period</li> </ul>  |
| bit 7     | WINDIS: Watchdog Timer Window Enable bit  |
|           | <ul><li>1 = Watchdog Timer is in Non-Window mode</li><li>0 = Watchdog Timer is in Window mode</li></ul>   |
| bit 6-5   | RCLKSEL[1:0]: Watchdog Timer Clock Select bits  |
|           | <ul> <li>11 = LPRC clock</li> <li>10 = Uses FRC when WINDIS = 0, system clock is not INTOSC/LPRC and device is not in Sleep;<br/>otherwise, uses INTOSC/LPRC</li> <li>01 = Uses peripheral clock when system clock is not INTOSC/LPRC and device is not in Sleep;<br/>otherwise, uses INTOSC/LPRC</li> <li>00 = Reserved</li> </ul> |
| bit 4-0   | RWDTPS[4:0]: Run Mode Watchdog Timer Period Select bits   |
|           | 11111 = Divide by $2^{31}$ = 2,147,483,648<br>11110 = Divide by $2^{30}$ = 1,073,741,824  |
|           | 00001 = Divide by $2^1 = 2$<br>00000 = Divide by $2^0 = 1$  |

#### **REGISTER 28-7: FPOR CONFIGURATION REGISTER**

| U-1               | U-1                        | U-1                   | U-1 | U-1                                | U-1 | U-1                | U-1    |
|-------------------|----------------------------|-----------------------|-----|------------------------------------|-----|--------------------|--------|
| —                 | —                          | —                     | —   | —                                  | —   | —                  | —      |
| bit 23            |                            |                       |     |                                    |     |                    | bit 16 |
|                   |                            |                       |     |                                    |     |                    |        |
| U-1               | U-1                        | U-1                   | U-1 | U-1                                | r-1 | U-1                | U-1    |
| _                 | —                          | —                     | —   | —                                  | —   | —                  | —      |
| bit 15            |                            |                       |     |                                    |     |                    | bit 8  |
|                   |                            |                       |     |                                    |     |                    |        |
| U-1               | R/PO-1 <sup>(1)</sup>      | r-1                   | r-1 | U-1                                | U-1 | U-1                | U-1    |
| _                 | BISTDIS                    | —                     |     | _                                  | —   | —                  | _      |
| bit 7             |                            |                       |     |                                    |     |                    | bit 0  |
|                   |                            |                       |     |                                    |     |                    |        |
| Legend:           |                            | PO = Program Once bit |     | r = Reserved bit                   |     |                    |        |
| R = Readable bit  |                            | W = Writable bit      |     | U = Unimplemented bit, read as '0' |     |                    |        |
| -n = Erased value |                            | '1' = Bit is set      |     | '0' = Bit is cleared               |     | x = Bit is unknown |        |
|                   |                            |                       |     |                                    |     |                    |        |
| bit 23-11         | Unimplemented: Read as '1' |                       |     |                                    |     |                    |        |
| bit 10            | Reserved: Maintain as '1'  |                       |     |                                    |     |                    |        |
|                   |                            |                       |     |                                    |     |                    |        |

- bit 9-7 Unimplemented: Read as '1'
- bit 6 BISTDIS: Memory BIST Feature Disable bit<sup>(1)</sup>
  - 1 = MBIST on Reset feature is disabled
  - 0 = MBIST on Reset feature is enabled
- bit 5-4 Reserved: Maintain as '0b11'
- bit 3-0 Unimplemented: Read as '1'

**Note 1:** Applies to a Power-on Reset (POR) only.
| U-1            | U-1  | U-1              | U-1        | U-1                                     | U-1 | U-1    | U-1    |
|----------------|------|------------------|------------|---|-----|--------|--------|
| —              | —    | —                | —          | —                                       | —   | —      | —      |
| bit 23         |      |                  |            |   |     |        | bit 16 |
|                |      |                  |            |   |     |        |        |
| U-1            | U-1  | U-1              | U-1        | U-1                                     | U-1 | U-1    | U-1    |
| —              | —    | —                |            | —                                       | —   | —      | —      |
| bit 15         |      |                  | •          |   |     | •      | bit 8  |
|                |      |                  |            |   |     |        |        |
| r-1            | U-1  | R/PO-1           | U-1        | U-1                                     | U-1 | R/PO-1 | R/PO-1 |
| —              | —    | JTAGEN           | —          | —                                       | —   | ICS1   | ICS0   |
| bit 7          |      |                  |            |   |     |        | bit 0  |
|                |      |                  |            |   |     |        |        |
| Legend:        |      | PO = Progran     | n Once bit | r = Reserved                            | bit |        |        |
| R = Readable   | bit  | W = Writable     | bit        | U = Unimplemented bit, read as '0'      |     |        |        |
| -n = Erased va | alue | '1' = Bit is set |            | '0' = Bit is cleared x = Bit is unknown |     |        | nown   |
| •              |      |                  |            |   |     |        |        |

#### FICD CONFIGURATION REGISTER **REGISTER 28-8:**

| bit 23-8 | Unimplemented: Read as '1'    |
|----------|-------------------------------|
|          | Barris and Mathematic and Gal |

- Reserved: Maintain as '1' bit 7
- bit 6 Unimplemented: Read as '1' bit 5
  - JTAGEN: JTAG Enable bit
    - 1 = JTAG port is enabled 0 = JTAG port is disabled
- bit 4-2 Unimplemented: Read as '1'
- bit 1-0 ICS[1:0]: ICD Communication Channel Select bits
  - 11 = Communicates on PGC1 and PGD1
  - 10 = Communicates on PGC2 and PGD2
  - 01 = Communicates on PGC3 and PGD3
  - 00 = Reserved, do not use

| U-1               | U-1                               | U-1              | U-1        | U-1               | U-1              | U-1             | U-1    |
|-------------------|-----------------------------------|------------------|------------|-------------------|------------------|-----------------|--------|
| —                 | —                                 | —                | —          | —                 | —                | —               | —      |
| bit 23            |                                   |                  |            |                   |                  |                 | bit 16 |
|                   |                                   |                  |            |                   |                  |                 |        |
| R/PO-1            | R/PO-1                            | R/PO-1           | R/PO-1     | R/PO-1            | R/PO-1           | R/PO-1          | R/PO-1 |
|                   |                                   |                  | DMTIV      | /T[15:8]          |                  |                 |        |
| bit 15            |                                   |                  |            |                   |                  |                 | bit 8  |
|                   |                                   |                  |            |                   |                  |                 |        |
| R/PO-1            | R/PO-1                            | R/PO-1           | R/PO-1     | R/PO-1            | R/PO-1           | R/PO-1          | R/PO-1 |
|                   |                                   |                  | DMTI       | VT[7:0]           |                  |                 |        |
| bit 7             |                                   |                  |            |                   |                  |                 | bit 0  |
|                   |                                   |                  |            |                   |                  |                 |        |
| Legend:           | Legend: PO = Program Once bit     |                  | n Once bit |                   |                  |                 |        |
| R = Readable      | R = Readable bit W = Writable bit |                  | oit        | U = Unimplen      | nented bit, read | d as '0'        |        |
| -n = Erased value |                                   | '1' = Bit is set |            | '0' = Bit is clea | ared             | x = Bit is unkr | nown   |
|                   |                                   |                  |            |                   |                  |                 |        |

# **REGISTER 28-9: FDMTIVTL CONFIGURATION REGISTER**

bit 23-16 Unimplemented: Read as '1'

bit 15-0 DMTIVT[15:0]: DMT Window Interval Lower 16 bits

# **REGISTER 28-10: FDMTIVTH CONFIGURATION REGISTER**

| U-1     | U-1    | U-1          | U-1        | U-1      | U-1    | U-1    | U-1    |
|---------|--------|--------------|------------|----------|--------|--------|--------|
| —       | —      | _            | _          | _        | _      | —      | —      |
| bit 23  |        |              |            |          |        |        | bit 16 |
|         |        |              |            |          |        |        |        |
| R/PO-1  | R/PO-1 | R/PO-1       | R/PO-1     | R/PO-1   | R/PO-1 | R/PO-1 | R/PO-1 |
|         |        |              | DMTIV      | T[31:24] |        |        |        |
| bit 15  |        |              |            |          |        |        | bit 8  |
|         |        |              |            |          |        |        |        |
| R/PO-1  | R/PO-1 | R/PO-1       | R/PO-1     | R/PO-1   | R/PO-1 | R/PO-1 | R/PO-1 |
|         |        |              | DMTIV      | T[23:16] |        |        |        |
| bit 7   |        |              |            |          |        |        | bit 0  |
|         |        |              |            |          |        |        |        |
| Legend: |        | PO = Prograr | n Once bit |          |        |        |        |

| Legend:           | PO = Program Once bit |                             |                    |
|-------------------|-----------------------|-----------------------------|--------------------|
| R = Readable bit  | W = Writable bit      | U = Unimplemented bit, read | d as '0'           |
| -n = Erased value | '1' = Bit is set      | '0' = Bit is cleared        | x = Bit is unknown |

bit 23-16 Unimplemented: Read as '1'

bit 15-0 DMTIVT[31:16]: DMT Window Interval Higher 16 bits

# **REGISTER 28-11: FDMTCNTL CONFIGURATION REGISTER**

| U-1    |
|--------|--------|--------|--------|--------|--------|--------|--------|
| —      | —      | —      | —      | —      | —      | —      | —      |
| bit 23 |        |        |        |        | •      |        | bit 16 |
|        |        |        |        |        |        |        |        |
| R/PO-1 |

|        |      | DMTCN | IT[15:8] |      |       |
|--------|------|-------|----------|------|-------|
| bit 15 |      |       |          |      | bit 8 |
|        |      |       |          |      |       |
|        | <br> |       |          | <br> |       |

| R/PO-1 | R/PO-1 | R/PO-1 | R/PO-1 | R/PO-1  | R/PO-1 | R/PO-1 | R/PO-1 |
|--------|--------|--------|--------|---------|--------|--------|--------|
|        |        |        | DMTC   | NT[7:0] |        |        |        |
| bit 7  |        |        |        |         |        |        | bit 0  |

| Legend:           | PO = Program Once bit |                                    |                    |  |
|-------------------|-----------------------|------------------------------------|--------------------|--|
| R = Readable bit  | W = Writable bit      | U = Unimplemented bit, read as '0' |                    |  |
| -n = Erased value | '1' = Bit is set      | '0' = Bit is cleared               | x = Bit is unknown |  |

bit 23-16 Unimplemented: Read as '1'

bit 15-0 DMTCNT[15:0]: DMT Instruction Count Time-out Value Lower 16 bits

#### **REGISTER 28-12: FDMTCNTH CONFIGURATION REGISTER**

| U-1    | U-1    | U-1    | U-1    | U-1      | U-1    | U-1    | U-1    |
|--------|--------|--------|--------|----------|--------|--------|--------|
| _      | —      | —      | —      | —        | —      | —      | —      |
| bit 23 |        |        |        |          |        |        | bit 16 |
|        |        |        |        |          |        |        |        |
| R/PO-1 | R/PO-1 | R/PO-1 | R/PO-1 | R/PO-1   | R/PO-1 | R/PO-1 | R/PO-1 |
|        |        |        | DMTCN  | T[31:24] |        |        |        |
| bit 15 |        |        |        |          |        |        | bit 8  |
| R/PO-1 | R/PO-1 | R/PO-1 | R/PO-1 | R/PO-1   | R/PO-1 | R/PO-1 | R/PO-1 |
|        |        |        | DMTCN  | T[23:16] |        |        |        |
| bit 7  |        |        |        |          |        |        | bit 0  |

| Legend:           | PO = Program Once bit |                             |                    |
|-------------------|-----------------------|-----------------------------|--------------------|
| R = Readable bit  | W = Writable bit      | U = Unimplemented bit, read | 1 as '0'           |
| -n = Erased value | '1' = Bit is set      | '0' = Bit is cleared        | x = Bit is unknown |

bit 23-16 Unimplemented: Read as '1'

bit 15-0 DMTCNT[31:16]: DMT Instruction Count Time-out Value Upper 16 bits

# **REGISTER 28-13: FDMT CONFIGURATION REGISTER**

| U-1            | U-1  | U-1              | U-1        | U-1                                     | U-1 | U-1 | U-1    |
|----------------|------|------------------|------------|---|-----|-----|--------|
| —              | —    | —                | —          | —                                       | —   | —   | —      |
| bit 23         |      |                  |            |   |     |     | bit 16 |
|                |      |                  |            |   |     |     |        |
| U-1            | U-1  | U-1              | U-1        | U-1                                     | U-1 | U-1 | U-1    |
| —              | —    | —                | —          | —                                       | —   | —   | —      |
| bit 15         |      |                  |            |   |     |     | bit 8  |
|                |      |                  |            |   |     |     |        |
| U-1            | U-1  | U-1              | U-1        | U-1                                     | U-1 | U-1 | R/PO-1 |
| —              | —    | —                | —          | —                                       | —   | —   | DMTDIS |
| bit 7          |      |                  |            |   |     |     | bit 0  |
|                |      |                  |            |   |     |     |        |
| Legend:        |      | PO = Progran     | n Once bit |   |     |     |        |
| R = Readable   | bit  | W = Writable     | bit        | U = Unimplemented bit, read as '0'      |     |     |        |
| -n = Erased va | alue | '1' = Bit is set |            | '0' = Bit is cleared x = Bit is unknown |     |     | nown   |
|                |      |                  |            |   |     |     | ,      |

bit 23-1 Unimplemented: Read as '1'

bit 0 DMTDIS: DMT Disable bit

1 = DMT is disabled

0 = DMT is enabled

| U-1  | U-1   | U-1  | U-1  | U-1   | U-1                             | U-1    | U-1    |
|--|---|--|--|---|---------------------------------|--------|--------|
| —  | —   | —  | —  | —   | —                               | —      |        |
| bit 23   |   |  |  |   |                                 |        | bit 16 |
| U-1  | U-1   |  | U-1  | 11.4  |                                 | r 0    | r 0    |
| 0-1  | 0-1   | R/PO-1<br>SPI2PIN <sup>(1)</sup>   | 0-1  | U-1   | R/PO-1<br>SMB3EN <sup>(2)</sup> | r-0    | r-0    |
| <br>bit 15   | _   | SPIZPIIN   |  | _   | SIVIDSEIN                       |        | bit 8  |
|  |   |  |  |   |                                 |        | DIL    |
| r-1  | U-1   | U-1  | R/PO-1   | R/PO-1  | r-1                             | U-1    | U-1    |
| _  | _   | _  | ALTI2C2  | ALTI2C1   |                                 | _      | _      |
| bit 7  |   | -  |  |   |                                 |        | bit (  |
|  |   |  |  |   |                                 |        |        |
| Legend:  |   | PO = Progran   | n Once bit   | r = Reserved  | bit                             |        |        |
| R = Readab   | ole bit   | W = Writable   | bit  | U = Unimplen  | nented bit, read                | as '0' |        |
|  | Erased value '1' = Bit is set '0' = Bit is cleared x = Bit is unkr  |  |  |   |                                 |        |        |
| bit 23-14  | Unimpleme<br>SPI2PIN: M<br>1 = Master S   | nted: Read as<br>aster SPI #2 Fa<br>SPI2 uses PPS  | '1'<br>st I/O Pad Dis<br>(I/O remap) to  | able bit <sup>(1)</sup><br>make connect   | ions with device                |        | wn     |
| bit 23-14<br>bit 13<br>bit 12-11   | Unimpleme<br>SPI2PIN: M<br>1 = Master S<br>0 = Master S<br>Unimpleme  | nted: Read as<br>aster SPI #2 Fa<br>SPI2 uses PPS<br>SPI2 uses direct<br>nted: Read as   | '1'<br>st I/O Pad Dis<br>(I/O remap) to<br>t connections '<br>'1'  | able bit <sup>(1)</sup><br>make connect<br>with specified d                         | ions with device                |        | wn     |
| bit 23-14<br>bit 13  | Unimpleme<br>SPI2PIN: M<br>1 = Master S<br>0 = Master S<br>Unimpleme<br>SMB3EN: S<br>1 = SMBus  | ented: Read as<br>aster SPI #2 Fa<br>SPI2 uses PPS<br>SPI2 uses direct<br>ented: Read as<br>SMBus 3.0 Level<br>3.0 input levels  | <sup>(1)</sup><br>st I/O Pad Dis<br>(I/O remap) to<br>t connections<br>(1)<br>Is Enable bit <sup>(2</sup>  | able bit <sup>(1)</sup><br>make connect<br>with specified d                         | ions with device                |        | wn     |
| bit 23-14<br>bit 13<br>bit 12-11<br>bit 10   | Unimpleme<br>SPI2PIN: M<br>1 = Master S<br>0 = Master S<br>Unimpleme<br>SMB3EN: S<br>1 = SMBus<br>0 = Normal  | ented: Read as<br>aster SPI #2 Fa<br>SPI2 uses PPS<br>SPI2 uses direct<br>ented: Read as<br>SMBus 3.0 Level<br>3.0 input levels<br>SMBus input levels  | <sup>(1)</sup><br>st I/O Pad Dis<br>(I/O remap) to<br>t connections<br>(1)<br>Is Enable bit <sup>(2</sup>  | able bit <sup>(1)</sup><br>make connect<br>with specified d                         | ions with device                |        | wn     |
| bit 23-14<br>bit 13<br>bit 12-11<br>bit 10<br>bit 9-8                              | Unimpleme<br>SPI2PIN: M<br>1 = Master S<br>0 = Master S<br>Unimpleme<br>SMB3EN: S<br>1 = SMBus<br>0 = Normal<br>Reserved: I   | ented: Read as<br>aster SPI #2 Fa<br>SPI2 uses PPS<br>SPI2 uses direct<br>ented: Read as<br>SMBus 3.0 Level<br>3.0 input levels<br>SMBus input lev<br>Maintain as '0'  | <sup>(1)</sup><br>st I/O Pad Dis<br>(I/O remap) to<br>t connections<br>(1)<br>Is Enable bit <sup>(2</sup>  | able bit <sup>(1)</sup><br>make connect<br>with specified d                         | ions with device                |        | wn     |
| bit 23-14<br>bit 13<br>bit 12-11<br>bit 10<br>bit 9-8<br>bit 7                     | Unimpleme<br>SPI2PIN: M<br>1 = Master S<br>0 = Master S<br>Unimpleme<br>SMB3EN: S<br>1 = SMBus<br>0 = Normal<br>Reserved: I<br>Reserved: I  | ented: Read as a<br>aster SPI #2 Fa<br>SPI2 uses PPS<br>SPI2 uses direct<br>ented: Read as<br>GMBus 3.0 Level<br>3.0 input levels<br>SMBus input lev<br>Maintain as '0'<br>Maintain as '1'   | <sup>(1)</sup><br>st I/O Pad Dis<br>(I/O remap) to<br>t connections<br>(1)<br>Is Enable bit <sup>(2</sup><br>vels  | able bit <sup>(1)</sup><br>make connect<br>with specified d                         | ions with device                |        | wn     |
| bit 23-14<br>bit 13<br>bit 12-11<br>bit 10<br>bit 9-8<br>bit 7<br>bit 6-5          | Unimpleme<br>SPI2PIN: M<br>1 = Master S<br>0 = Master S<br>Unimpleme<br>SMB3EN: S<br>1 = SMBus<br>0 = Normal<br>Reserved: I<br>Reserved: I<br>Unimpleme   | ented: Read as a<br>aster SPI #2 Fa<br>SPI2 uses PPS<br>SPI2 uses direct<br>ented: Read as<br>SMBus 3.0 Level<br>3.0 input levels<br>SMBus input lev<br>Maintain as '0'<br>Maintain as '1'<br>ented: Read as   | <sup>(1)</sup><br>st I/O Pad Dis<br>(I/O remap) to<br>t connections<br><sup>(1)</sup><br>Is Enable bit <sup>(2</sup><br>vels   | able bit <sup>(1)</sup><br>make connect<br>with specified d                         | ions with device                |        | wn     |
| bit 23-14<br>bit 13<br>bit 12-11<br>bit 10<br>bit 9-8<br>bit 7                     | Unimpleme<br>SPI2PIN: M<br>1 = Master S<br>0 = Master S<br>Unimpleme<br>SMB3EN: S<br>1 = SMBus<br>0 = Normal<br>Reserved: I<br>Reserved: I<br>Unimpleme<br>ALTI2C2: A<br>1 = Default  | ented: Read as a<br>aster SPI #2 Fa<br>SPI2 uses PPS<br>SPI2 uses direct<br>ented: Read as<br>GMBus 3.0 Level<br>3.0 input levels<br>SMBus input lev<br>Maintain as '0'<br>Maintain as '1'   | <sup>(1)</sup><br>st I/O Pad Dis<br>(I/O remap) to<br>t connections<br>(1)<br>Is Enable bit <sup>(2)</sup><br>vels<br>(1)<br>n Mapping bit<br>(2/SDA2 pins   | able bit <sup>(1)</sup><br>make connect<br>with specified d                         | ions with device<br>levice pins |        | wn     |
| bit 23-14<br>bit 13<br>bit 12-11<br>bit 10<br>bit 9-8<br>bit 7<br>bit 6-5          | Unimpleme<br>SPI2PIN: M<br>1 = Master S<br>0 = Master S<br>Unimpleme<br>SMB3EN: S<br>1 = SMBus<br>0 = Normal<br>Reserved: I<br>Reserved: I<br>Unimpleme<br>ALTI2C2: A<br>1 = Default I<br>0 = Alternate<br>ALTI2C1: A<br>1 = Default I    | ented: Read as a<br>aster SPI #2 Fa<br>SPI2 uses PPS<br>SPI2 uses direct<br>ented: Read as<br>SMBus 3.0 Level<br>3.0 input levels<br>SMBus input levels<br>SMBus input levels<br>SMBus input levels<br>SMBus input levels<br>anted: Read as<br>internate I2C2 Pi<br>location for SCL<br>e location for SCL<br>letrnate I2C1 Pi<br>location for SCL | <sup>(1)</sup><br>st I/O Pad Dis<br>(I/O remap) to<br>t connections<br><sup>(1)</sup><br>Is Enable bit <sup>(2)</sup><br>vels<br><sup>(1)</sup><br>n Mapping bit<br>(2/SDA2 pins<br>CL2/SDA2 pins<br>n Mapping bit<br>(1/SDA1 pins | able bit <sup>(1)</sup><br>o make connect<br>with specified d<br>)<br>s (ASCL2/ASD/ | ions with device<br>levice pins |        | wn     |
| bit 23-14<br>bit 13<br>bit 12-11<br>bit 10<br>bit 9-8<br>bit 7<br>bit 6-5<br>bit 4 | Unimpleme<br>SPI2PIN: M<br>1 = Master S<br>0 = Master S<br>Unimpleme<br>SMB3EN: S<br>1 = SMBus<br>0 = Normal<br>Reserved: I<br>Reserved: I<br>Unimpleme<br>ALTI2C2: A<br>1 = Default I<br>0 = Alternate<br>1 = Default I<br>0 = Alternate | ented: Read as<br>aster SPI #2 Fa<br>SPI2 uses PPS<br>SPI2 uses direct<br>ented: Read as<br>SMBus 3.0 Level<br>3.0 input levels<br>SMBus input lev<br>Maintain as '0'<br>Maintain as '1'<br>ented: Read as<br>Iternate I2C2 Pi<br>location for SCL<br>e location for SCL<br>ternate I2C1 Pi  | <sup>(1)</sup><br>st I/O Pad Dis<br>(I/O remap) to<br>t connections<br><sup>(1)</sup><br>Is Enable bit <sup>(2)</sup><br>vels<br><sup>(1)</sup><br>n Mapping bit<br>(2/SDA2 pins<br>CL2/SDA2 pins<br>n Mapping bit<br>(1/SDA1 pins | able bit <sup>(1)</sup><br>o make connect<br>with specified d<br>)<br>s (ASCL2/ASD/ | ions with device<br>levice pins |        | wn     |

2: SMBus mode is enabled by the SMEN bit (I2CxCONL[8]).

# **REGISTER 28-15: FALTREG CONFIGURATION REGISTER**

| U-1           | U-1           | U-1                                  | U-1            | U-1               | U-1              | U-1                | U-1          |
|---------------|---------------|--------------------------------------|----------------|-------------------|------------------|--------------------|--------------|
|               | _             | —                                    |                |                   |                  | —                  |              |
| bit 23        |               |                                      |                |                   |                  |                    | bit 16       |
|               |               |                                      |                |                   |                  |                    |              |
| U-1           | R/PO-1        | R/PO-1                               | R/PO-1         | U-1               | R/PO-1           | R/PO-1             | R/PO-1       |
| —             |               | CTXT4[2:0]                           |                | _                 |                  | CTXT3[2:0]         |              |
| bit 15        |               |                                      |                |                   |                  |                    | bit 8        |
| U-1           | R/PO-1        | R/PO-1                               | R/PO-1         | U-1               | R/PO-1           | R/PO-1             | R/PO-1       |
|               |               | CTXT2[2:0]                           |                |                   |                  | CTXT1[2:0]         | 101 0-1      |
| bit 7         |               | 01712[2.0]                           |                |                   |                  | 01/11[2.0]         | bit 0        |
|               |               |                                      |                |                   |                  |                    |              |
| Legend:       |               | PO = Program                         | Once bit       |                   |                  |                    |              |
| R = Readable  | e bit         | W = Writable I                       |                | U = Unimplem      | nented bit, read | d as '0'           |              |
| -n = Erased v | alue          | '1' = Bit is set                     |                | '0' = Bit is clea | ared             | x = Bit is unkno   | own          |
|               |               |                                      |                |                   |                  |                    |              |
| bit 23-15     | Unimplemen    | ted: Read as '1                      | ,              |                   |                  |                    |              |
| bit 14-12     | CTXT4[2:0]:   | Specifies the Al                     | ternate Workir | ng Register Set   | #4 with Interru  | upt Priority Level | s (IPL) bits |
|               | 111 = Not as: |                                      |                |                   |                  |                    |              |
|               |               | te Register Set                      | •              |                   |                  |                    |              |
|               |               | ate Register Set<br>ate Register Set |                |                   |                  |                    |              |
|               |               | ate Register Set                     |                |                   |                  |                    |              |
|               |               | ate Register Set                     |                |                   |                  |                    |              |
|               |               | te Register Set                      |                |                   |                  |                    |              |
|               |               | te Register Set                      | -              | d to IPL Level 1  |                  |                    |              |
| bit 11        | -             | ted: Read as '1                      |                |                   | #0               |                    |              |
| bit 10-8      |               | -                                    | ternate Workir | ng Register Set   | #3 with Interru  | upt Priority Level | s (IPL) bits |
|               | 111 = Not as: | signed<br>ate Register Set           | #3 is assigne  | d to IPI I evel 7 | 7                |                    |              |
|               |               | ate Register Set                     |                |                   |                  |                    |              |
|               | 100 = Alterna | ate Register Set                     | #3 is assigne  | d to IPL Level 5  | 5                |                    |              |
|               |               | te Register Set                      |                |                   |                  |                    |              |
|               |               | ate Register Set<br>ate Register Set | •              |                   |                  |                    |              |
|               |               | ate Register Set                     |                |                   |                  |                    |              |
| bit 7         |               | ted: Read as '1                      | -              |                   |                  |                    |              |
| bit 6-4       | CTXT2[2:0]:   | Specifies the Al                     | ternate Workir | ng Register Set   | #2 with Interru  | upt Priority Level | s (IPL) bits |
|               | 111 = Not as: | -                                    |                | 0 0               |                  | . ,                | <b>X y</b>   |
|               |               | ate Register Set                     | •              |                   |                  |                    |              |
|               |               | te Register Set                      |                |                   |                  |                    |              |
|               |               | ate Register Set<br>ate Register Set |                |                   |                  |                    |              |
|               |               | ate Register Set                     | •              |                   |                  |                    |              |
|               | 001 = Alterna | ate Register Set                     | #2 is assigne  | d to IPL Level 2  | 2                |                    |              |
|               |               | ate Register Set                     |                | d to IPL Level 1  |                  |                    |              |
| bit 3         | Unimplemen    | ted: Read as '1                      | ,              |                   |                  |                    |              |

#### **REGISTER 28-15: FALTREG CONFIGURATION REGISTER (CONTINUED)**

- bit 2-0
- CTXT1[2:0]: Specifies the Alternate Working Register Set #1 with Interrupt Priority Levels (IPL) bits
  - 111 = Not assigned
  - 110 = Alternate Register Set #1 is assigned to IPL Level 7
  - 101 = Alternate Register Set #1 is assigned to IPL Level 6
  - 100 = Alternate Register Set #1 is assigned to IPL Level 5
  - 011 = Alternate Register Set #1 is assigned to IPL Level 4
  - 010 = Alternate Register Set #1 is assigned to IPL Level 3
  - 001 = Alternate Register Set #1 is assigned to IPL Level 2 000 = Alternate Register Set #1 is assigned to IPL Level 1

# 28.2 Device Identification

The dsPIC33CK64MP105 devices have two Identification registers, near the end of configuration memory space, that store the Device ID (DEVID) and Device Revision (DEVREV). These registers are used to determine the mask, variant and manufacturing information about the device. These registers are read-only and are shown in Register 28-16 and Register 28-17.

## **REGISTER 28-16: DEVREV: DEVICE REVISION REGISTER**

|     |                  | U-0  | U-0  | U-0   | U-0   | U-0  |  |
|-----|------------------|--|--|---|---|--|--|
| —   | —                | —  | —  |   | —   | —  |  |
|     |                  |  |  |   |   | bit 16   |  |
|     |                  |  |  |   |   |  |  |
| U-0 | U-0              | U-0  | U-0  | U-0   | U-0   | U-0  |  |
| —   | —                | —  | —  |   | —   | —  |  |
|     |                  |  |  |   |   | bit 8  |  |
|     |                  |  |  |   |   |  |  |
| U-0 | U-0              | U-0  | R  | R   | R   | R  |  |
| —   | —                | —  | DEVREV[3:0]                                |   |   |  |  |
|     |                  |  | bi   |   |   |  |  |
|     |                  |  |  |   |   |  |  |
|     |                  |  |  |   |   |  |  |
| it  | W = Writable I   | oit  | U = Unimplemented bit, read as '0'         |   |   |  |  |
| R   | '1' = Bit is set |  | '0' = Bit is cleared x = Bit is unknown    |   |   |  |  |
|     | —<br>U-0<br>—    | — — —<br>U-0 U-0<br>— — —<br>it W = Writable H | <br>U-0 U-0 U-0<br><br>it W = Writable bit | —         —         —         —           U-0         U-0         R | —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         DEVRE           it         W = Writable bit         U = Unimplemented bit, read         U = Unimplemented bit, read         U = Unimplemented bit, read | -       -       -       -       -         U-0       U-0       R       R       R         -       -       -       DEVREV[3:0]         it       W = Writable bit       U = Unimplemented bit, read as '0' |  |

bit 23-4 Unimplemented: Read as '0'

bit 3-0 **DEVREV[3:0]:** Device Revision bits

## REGISTER 28-17: DEVID: DEVICE ID REGISTERS

| U-0    | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0    |
|--------|-----|-----|-----|-----|-----|-----|--------|
| —      | —   | —   | —   | —   | —   | —   | —      |
| bit 23 |     |     |     |     |     |     | bit 16 |

| R-1    | R-0    | R-0    | R-0    | R-1    | R-1    | R-1    | R-0    |
|--------|--------|--------|--------|--------|--------|--------|--------|
| FAMID7 | FAMID6 | FAMID5 | FAMID4 | FAMID3 | FAMID2 | FAMID1 | FAMID0 |
| bit 15 | •      |        |        |        |        |        | bit 8  |

| R                   | R                   | R                   | R                   | R                   | R                   | R                   | R                   |
|---------------------|---------------------|---------------------|---------------------|---------------------|---------------------|---------------------|---------------------|
| DEV7 <sup>(1)</sup> | DEV6 <sup>(1)</sup> | DEV5 <sup>(1)</sup> | DEV4 <sup>(1)</sup> | DEV3 <sup>(1)</sup> | DEV2 <sup>(1)</sup> | DEV1 <sup>(1)</sup> | DEV0 <sup>(1)</sup> |
| bit 7               |                     |                     |                     |                     |                     |                     | bit 0               |

| Legend:           |                  |                       |                    |
|-------------------|------------------|-----------------------|--------------------|
| R = Read-Only bit | W = Writable bit | U = Unimplemented bit | , read as '0'      |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared  | x = Bit is unknown |

| bit 23-16 | Unimplemented: Read as '0' |
|-----------|----------------------------|
|-----------|----------------------------|

bit 15-8 **FAMID[7:0]:** Device Family Identifier bits

1000 1110 = dsPIC33CK64MP105 family

bit 7-0 **DEV[7:0]:** Individual Device Identifier bits<sup>(1)</sup>

**Note 1:** See Table 28-3 for the list of Device Identifier bits.

#### TABLE 28-3: DEVICE IDs FOR THE dsPIC33CK64MP105 FAMILY

| Device           | DEVID  |
|------------------|--------|
| dsPIC33CK64MP105 | 0x8E12 |
| dsPIC33CK64MP103 | 0x8E11 |
| dsPIC33CK64MP102 | 0x8E10 |
| dsPIC33CK32MP105 | 0x8E02 |
| dsPIC33CK32MP103 | 0x8E01 |
| dsPIC33CK32MP102 | 0x8E00 |

# 28.3 User OTP Memory

The dsPIC33CK64MP105 family devices contain 64 One-Time-Programmable (OTP) double words, located at addresses, 801700h through 8017FEh. Each 48-bit OTP double word can only be written one time. The OTP Words can be used for storing checksums, code revisions, manufacturing dates, manufacturing lot numbers or any other application-specific information.

The OTP area is not cleared by any erase command. This memory can be written only once.

#### 28.4 On-Chip Voltage Regulator

The dsPIC33CK64MP105 family devices have a capacitorless internal voltage regulator to supply power to the core at 1.2V (typical). The voltage regulator, VREG, provides power for the core. The PLL is powered using a separate regulator, VREGPLL, as shown in Figure 28-1. The regulators have Low-Power and Standby modes for use in Sleep modes. For additional information about Sleep, see Section 27.2.1 "Sleep Mode".

When the regulators are in Low-Power mode (LPWREN = 1), the power available to the core is limited.

Before the LPWREN bit is set, the device should be placed into a lower power state by disabling peripherals and lowering CPU frequency (e.g., 8 MHz FRC without PLL). The output voltages of the two regulators can be controlled independently by the user, which gives the capability to save additional power during Sleep mode.



#### FIGURE 28-1: INTERNAL REGULATOR

#### REGISTER 28-18: VREGCON: VOLTAGE REGULATOR CONTROL REGISTER

| R/W-0                 | U-0   |
|-----------------------|-----|-----|-----|-----|-----|-----|-------|
| LPWREN <sup>(1)</sup> | —   | —   | —   | —   | —   | —   | —     |
| bit 15                |     |     |     |     |     |     | bit 8 |

| U-0   | U-0 | R/W-0    | R/W-0    | U-0 | U-0 | R/W-0    | R/W-0    |
|-------|-----|----------|----------|-----|-----|----------|----------|
| —     | —   | VREG3OV1 | VREG3OV0 | _   | —   | VREG10V1 | VREG10V0 |
| bit 7 |     |          |          |     |     |          | bit 0    |

| Legend:           |                  |                        |                    |
|-------------------|------------------|------------------------|--------------------|
| R = Readable bit  | W = Writable bit | U = Unimplemented bit, | , read as '0'      |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared   | x = Bit is unknown |

| bit 15   | LPWREN: Low-Power Mode Enable bit <sup>(1)</sup><br>1 = Voltage regulators are in Low-Power mode<br>0 = Voltage regulators are in Full Power mode |
|----------|---|
| bit 14-6 | Unimplemented: Read as '0'  |
| bit 5-4  | <b>VREG3OV[1:0]:</b> VREGPLL Voltage Control bits<br>11/00 = VOUT = 1.5 * VBG = 1.2V<br>10 = VOUT = 1.25 * VBG = 1.0V<br>01 = VOUT = VBG = 0.8V   |
| bit 3-2  | Unimplemented: Read as '0'  |
| bit 1-0  | VREG10V[1:0]: VREG Voltage Control bits<br>11/00 = VOUT = 1.5 * VBG = 1.2V<br>10 = VOUT = 1.25 * VBG = 1.0V<br>01 = VOUT = VBG = 0.8V             |

**Note 1:** Low-Power mode can only be used within the industrial temperature range. The CPU should be run at slow speed (8 MHz or less) before setting this bit.

# 28.5 Brown-out Reset (BOR)

The Brown-out Reset (BOR) module is based on an internal voltage reference circuit that monitors the regulated supply voltage. The main purpose of the BOR module is to generate a device Reset when a brown-out condition occurs. Brown-out conditions are generally caused by glitches on the AC mains (for example, missing portions of the AC cycle waveform due to bad power transmission lines or voltage sags due to excessive current draw when a large inductive load is turned on).

A BOR generates a Reset pulse which resets the device. The BOR selects the clock source based on the device Configuration bit selections.

If an oscillator mode is selected, the BOR activates the Oscillator Start-up Timer (OST). The system clock is held until OST expires. If the PLL is used, the clock is held until the LOCK bit (OSCCON[5]) is '1'.

Concurrently, the PWRT Time-out (TPWRT) is applied before the internal Reset is released. If TPWRT = 0 and a crystal oscillator is being used, then a nominal delay of TFSCM is applied. The total delay in this case is TFSCM. Refer to Parameter SY35 in Table 31-26 of Section 31.0 "Electrical Characteristics" for specific TFSCM values.

The BOR status bit (RCON[1]) is set to indicate that a BOR has occurred. The BOR circuit continues to operate while in Sleep or Idle mode and resets the device should VDD fall below the BOR threshold voltage.

# 28.6 Dual Watchdog Timer (WDT)

Note 1: This data sheet summarizes the features of the dsPIC33CK64MP105 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Dual Watchdog Timer", (www.microchip.com/DS70005250) in the "dsPIC33/PIC24 Family Reference Manual".

The dsPIC33 dual Watchdog Timer (WDT) is described in this section. Refer to Figure 28-2 for a block diagram of the WDT.

The WDT, when enabled, operates from the internal Low-Power RC (LPRC) Oscillator clock source or a selectable clock source in Run mode. The WDT can be used to detect system software malfunctions by resetting the device if the WDT is not cleared periodically in software. The WDT can be configured in Windowed mode or Non-Windowed mode. Various WDT time-out periods can be selected using the WDT postscaler. The WDT can also be used to wake the device from Sleep or Idle mode (Power Save mode). If the WDT expires and issues a device Reset, the WTDO bit in RCON (Register 6-1) will be set.

The following are some of the key features of the WDT modules:

- Configuration or Software Controlled
- Separate User-Configurable Time-out Periods for Run and Sleep/Idle
- · Can Wake the Device from Sleep or Idle
- User-Selectable Clock Source in Run mode
- Operates from LPRC in Sleep/Idle mode



#### FIGURE 28-2: WATCHDOG TIMER BLOCK DIAGRAM

| R/W-0               |   | U-0  | R-y                                    | R-y                           | R-y                    | R-y                    | R-y                     |  |  |
|---------------------|---|--|--|-------------------------------|------------------------|------------------------|-------------------------|--|--|
| ON <sup>(1,2)</sup> |   |  | RUNDIV4 <sup>(3)</sup>                 | RUNDIV3 <sup>(3)</sup>        | RUNDIV2 <sup>(3)</sup> | RUNDIV1 <sup>(3)</sup> | RUNDIV0 <sup>(3)</sup>  |  |  |
| oit 15              |   |  |  | •                             |                        |                        | bit 8                   |  |  |
|                     |   |  |  |                               |                        |                        |                         |  |  |
| R                   | R   | R-y  | R-y                                    | R-y                           | R-y                    | R-y                    | HS/R/W-0                |  |  |
| CLKSEL1             | (3,5) CLKSEL0 <sup>(3,5)</sup>                                    | SLPDIV4 <sup>(3)</sup>   | SLPDIV3 <sup>(3)</sup>                 | SLPDIV2 <sup>(3)</sup>        | SLPDIV1 <sup>(3)</sup> | SLPDIV0 <sup>(3)</sup> | WDTWINEN <sup>(4)</sup> |  |  |
| bit 7               |   |  |  |                               |                        |                        | bit 0                   |  |  |
| _egend:             |   | HS = Hardwa  | re Settable bit                        | y = Value fror                | n Configuration        | n bit on POR           |                         |  |  |
| R = Reada           | able bit  | W = Writable   | bit                                    | U = Unimplen                  | nented bit, rea        | d as '0'               |                         |  |  |
| -n = Value          | at POR  | '1' = Bit is set   |  | '0' = Bit is cle              | ared                   | x = Bit is unkn        | own                     |  |  |
| bit 15<br>bit 14-13 | 1 = Enables t<br>0 = Disables t                                   |  | ïmer if it is not<br>Fimer if it was e |                               |                        | uration                |                         |  |  |
| bit 12-8            | <b>RUNDIV[4:0]</b><br>11111 = Divid                               | : Sleep and Idl<br>de by 2 <sup>31</sup> = 2,1<br>de by 2 <sup>30</sup> = 1,0  | e Mode WDT F<br>47,483,648             | ostscaler Statu               | us bits <sup>(3)</sup> |                        |                         |  |  |
| bit 7-6             | 00000 <b>= Divi</b>   | de by 2 <sup>0</sup> = 1<br>: WDT Run Mo<br>scillator<br>cillator<br>d   | ode Clock Sele                         | ct Status bits <sup>(3,</sup> | 5)                     |                        |                         |  |  |
| bit 5-1             | 11111 = Divid<br>11110 = Divid                                    | SLPDIV[4:0]: Sleep and Idle Mode WDT Postscaler Status bits <sup>(3)</sup><br>11111 = Divide by $2^{31} = 2,147,483,648$<br>11110 = Divide by $2^{30} = 1,073,741,824$ |  |                               |                        |                        |                         |  |  |
| bit 0               | 00000 = Divid<br>WDTWINEN:<br>1 = Enables V                       | de by 2 <sup>0</sup> = 1<br>Watchdog Tim   | er Window Ena                          | able bit <sup>(4)</sup>       |                        |                        |                         |  |  |
| Note 1:<br>2:       | A read of this bit v<br>The user's softwa<br>following the instru | re should not r  | ead or write the                       | e peripheral's S              |                        | , j                    | oftware.                |  |  |

### REGISTER 28-19: WDTCONL: WATCHDOG TIMER CONTROL REGISTER LOW

- **3:** These bits reflect the value of the Configuration bits.
- 4: The WDTWINEN bit reflects the status of the Configuration bit if the bit is set. If the bit is cleared, the value is controlled by software.
- 5: The available clock sources are device-dependent.

| <b>REGISTER 28-20:</b> | WDTCONH: WATCHDOG TIMER CONTROL REGISTER HIGH |
|------------------------|---|
|------------------------|---|

| W-0  | W-0 | W-0              | W-0    | W-0               | W-0 | W-0            | W-0   |
|--|-----|------------------|--------|-------------------|-----|----------------|-------|
|  |     |                  | WDTCLF | RKEY[15:8]        |     |                |       |
| bit 15   |     |                  |        |                   |     |                | bit 8 |
|  |     |                  |        |                   |     |                |       |
| W-0  | W-0 | W-0              | W-0    | W-0               | W-0 | W-0            | W-0   |
|  |     |                  | WDTCL  | RKEY[7:0]         |     |                |       |
| bit 7  |     |                  |        |                   |     |                | bit 0 |
|  |     |                  |        |                   |     |                |       |
| Legend:  |     |                  |        |                   |     |                |       |
| R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' |     |                  |        |                   |     |                |       |
| -n = Value at F  | POR | '1' = Bit is set |        | '0' = Bit is clea | red | x = Bit is unk | nown  |

bit 15-0 WDTCLRKEY[15:0]: Watchdog Timer Clear Key bits

To clear the Watchdog Timer to prevent a time-out, software must write the value, 0x5743, to this location using a single 16-bit write.

# 28.7 JTAG Interface

The dsPIC33CK64MP105 family devices implement a JTAG interface, which supports boundary scan device testing. Detailed information on this interface will be provided in future revisions of this document.

| Note: | Refer to "Programming and Diagnostics"          |
|-------|---|
|       | (www.microchip.com/DS70608) in the              |
|       | "dsPIC33/PIC24 Family Reference Manual"         |
|       | for further information on usage, configuration |
|       | and operation of the JTAG interface.            |

#### 28.8 In-Circuit Serial Programming™ (ICSP™)

The dsPIC33CK64MP105 family devices can be serially programmed while in the end application circuit. This is done with two lines for clock and data, and three other lines for power, ground and the programming sequence. Serial programming allows customers to manufacture boards with unprogrammed devices and then program the device just before shipping the product. Serial programming also allows the most recent firmware or a custom firmware to be programmed. Refer to the *"dsPIC33CK64MP105 Family Flash Programming Specification"* (DS70005352) for details about In-Circuit Serial Programming (ICSP).

Any of the three pairs of programming clock/data pins can be used:

- PGC1 and PGD1
- PGC2 and PGD2
- PGC3 and PGD3

# 28.9 In-Circuit Debugger

When the MPLAB<sup>®</sup> tool is selected as a debugger, the in-circuit debugging functionality is enabled. This function allows simple debugging functions when used with MPLAB IDE. Debugging functionality is controlled through the PGCx (Emulation/Debug Clock) and PGDx (Emulation/Debug Data) pin functions.

Any of the three pairs of debugging clock/data pins can be used:

- PGC1 and PGD1
- PGC2 and PGD2
- PGC3 and PGD3

To use the in-circuit debugger function of the device, the design must implement ICSP connections to  $\overline{MCLR}$ , VDD, VSS and the PGCx/PGDx pin pair. In addition, when the feature is enabled, some of the resources are not available for general use. These resources include the first 80 bytes of data RAM and two I/O pins (PGCx and PGDx).

# 28.10 Code Protection and CodeGuard™ Security

dsPIC33CK64MP105 family devices offer multiple levels of security for protecting individual intellectual property. The program Flash protection can be broken up into three segments: Boot Segment (BS), General Segment (GS) and Configuration Segment (CS). Boot Segment has the highest security privilege and can be thought to have limited restrictions when accessing other segments. General Segment has the least security and is intended for the end user system code. Configuration Segment contains only the device user configuration data, which is located at the end of the program memory space.

The code protection features are controlled by the Configuration registers, FSEC and FBSLIM. The FSEC register controls the code-protect level for each segment and if that segment is write-protected. The size of BS and GS will depend on the BSLIM[12:0] bits setting and if the Alternate Interrupt Vector Table (AIVT) is enabled. The BSLIM[12:0] bits define the number of pages for BS with each page containing 1024 IW. The smallest BS size is one page, which will consist of the Interrupt Vector Table (IVT) and 512 IW of code protection.

If the AIVT is enabled, the last page of BS will contain the AIVT and will not contain any BS code. With AIVT enabled, the smallest BS size is now two pages (2048 IW), with one page for the IVT and BS code, and the other page for the AIVT. Write protection of the BS does not cover the AIVT. The last page of BS can always be programmed or erased by BS code. The General Segment will start at the next page and will consume the rest of program Flash, except for the Flash Configuration Words. The IVT will assume GS security only if BS is not enabled. The IVT is protected from being programmed or page erased when either security segment has enabled write protection. The different device security segments are shown in Figure 28-3. Here, all three segments are shown, but are not required. If only basic code protection is required, then GS can be enabled independently or combined with CS, if desired.



SECURITY SEGMENTS EXAMPLE



NOTES:

# 29.0 INSTRUCTION SET SUMMARY

Note: This data sheet summarizes the features of the dsPIC33CK64MP105 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the *"16-Bit MCU and DSC Programmer's Reference Manual"* (www.microchip.com/ DS70000157), which is available from the Microchip website (www.microchip.com).

The dsPIC33CK64MP105 family instruction set is almost identical to that of the dsPIC30F and dsPIC33F.

Most instructions are a single program memory word (24 bits). Only three instructions require two program memory locations.

Each single-word instruction is a 24-bit word, divided into an 8-bit opcode, which specifies the instruction type and one or more operands, which further specify the operation of the instruction.

The instruction set is highly orthogonal and is grouped into five basic categories:

- Word or byte-oriented operations
- · Bit-oriented operations
- · Literal operations
- DSP operations
- Control operations

Table 29-1 lists the general symbols used in describingthe instructions.

The dsPIC33 instruction set summary in Table 29-2 lists all the instructions, along with the status flags affected by each instruction.

Most word or byte-oriented W register instructions (including barrel shift instructions) have three operands:

- The first source operand, which is typically a register 'Wb' without any address modifier
- The second source operand, which is typically a register 'Ws' with or without an address modifier
- The destination of the result, which is typically a register 'Wd' with or without an address modifier

However, word or byte-oriented file register instructions have two operands:

- · The file register specified by the value 'f'
- The destination, which could be either the file register 'f' or the W0 register, which is denoted as 'WREG'

Most bit-oriented instructions (including simple rotate/ shift instructions) have two operands:

- The W register (with or without an address modifier) or file register (specified by the value of 'Ws' or 'f')
- The bit in the W register or file register (specified by a literal value or indirectly by the contents of register 'Wb')

The literal instructions that involve data movement can use some of the following operands:

- A literal value to be loaded into a W register or file register (specified by 'k')
- The W register or file register where the literal value is to be loaded (specified by 'Wb' or 'f')

However, literal instructions that involve arithmetic or logical operations use some of the following operands:

- The first source operand, which is a register 'Wb' without any address modifier
- The second source operand, which is a literal value
- The destination of the result (only if not the same as the first source operand), which is typically a register 'Wd' with or without an address modifier

The MAC class of DSP instructions can use some of the following operands:

- The accumulator (A or B) to be used (required operand)
- The W registers to be used as the two operands
- · The X and Y address space prefetch operations
- The X and Y address space prefetch destinations
- The accumulator write-back destination

The other DSP instructions do not involve any multiplication and can include:

- The accumulator to be used (required)
- The source or destination operand (designated as Wso or Wdo, respectively) with or without an address modifier
- The amount of shift specified by a W register 'Wn' or a literal value

The control instructions can use some of the following operands:

- A program memory address
- The mode of the Table Read and Table Write instructions

Most instructions are a single word. Certain double-word instructions are designed to provide all the required information in these 48 bits. In the second word, the 8 MSbs are '0's. If this second word is executed as an instruction (by itself), it executes as a NOP.

The double-word instructions execute in two instruction cycles.

Most single-word instructions are executed in a single instruction cycle, unless a conditional test is true or the Program Counter is changed as a result of the instruction, or a PSV or Table Read is performed. In these cases, the execution takes multiple instruction cycles, with the additional instruction cycle(s) executed as a NOP. Certain instructions that involve skipping over the subsequent instruction require either two or three

cycles if the skip is performed, depending on whether the instruction being skipped is a single-word or twoword instruction. Moreover, double-word moves require two cycles.

Note: In dsPIC33CK64MP105 devices, read and Read-Modify-Write operations on non-CPU Special Function Registers require an additional cycle when compared to dsPIC30F, dsPIC33F, PIC24F and PIC24H devices.

Note: For more details on the instruction set, refer to the "16-Bit MCU and DSC Programmer's Reference Manual" (www.microchip.com/ DS70000157).

| Field           | Description  |
|-----------------|--|
| #text           | Means literal defined by "text"  |
| (text)          | Means "content of text"  |
| [text]          | Means "the location addressed by text"   |
| {}              | Optional field or operation  |
| $a\in\{b,c,d\}$ | a is selected from the set of values b, c, d   |
| [n:m]           | Register bit field   |
| .b              | Byte mode selection  |
| .d              | Double-Word mode selection   |
| .S              | Shadow register select   |
| .W              | Word mode selection (default)  |
| Acc             | One of two accumulators {A, B}   |
| AWB             | Accumulator Write-Back Destination Address register ∈ {W13, [W13]+ = 2}              |
| bit4            | 4-bit bit selection field (used in word-addressed instructions) $\in \{015\}$        |
| C, DC, N, OV, Z | MCU Status bits: Carry, Digit Carry, Negative, Overflow, Sticky Zero                 |
| Expr            | Absolute address, label or expression (resolved by the linker)                       |
| f               | File register address ∈ {0x00000x1FFF}   |
| lit1            | 1-bit unsigned literal $\in \{0,1\}$   |
| lit4            | 4-bit unsigned literal ∈ {015}   |
| lit5            | 5-bit unsigned literal ∈ {031}   |
| lit8            | 8-bit unsigned literal ∈ {0255}  |
| lit10           | 10-bit unsigned literal ∈ {0255} for Byte mode, {0:1023} for Word mode               |
| lit14           | 14-bit unsigned literal ∈ {016384}   |
| lit16           | 16-bit unsigned literal ∈ {065535}   |
| lit23           | 23-bit unsigned literal ∈ {08388608}; LSb must be '0'                                |
| None            | Field does not require an entry, can be blank  |
| OA, OB, SA, SB  | DSP Status bits: ACCA Overflow, ACCB Overflow, ACCA Saturate, ACCB Saturate          |
| PC              | Program Counter  |
| Slit10          | 10-bit signed literal ∈ {-512511}  |
| Slit16          | 16-bit signed literal ∈ {-3276832767}  |
| Slit6           | 6-bit signed literal ∈ {-1616}   |
| Wb              | Base W register ∈ {W0W15}  |
| Wd              | Destination W register ∈ { Wd, [Wd], [Wd++], [Wd], [++Wd], [Wd] }                    |
| Wdo             | Destination W register ∈<br>{ Wnd, [Wnd], [Wnd++], [Wnd], [++Wnd], [Wnd], [Wnd+Wb] } |
| Wm,Wn           | Dividend, Divisor Working register pair (direct addressing)                          |

# TABLE 29-1: SYMBOLS USED IN OPCODE DESCRIPTIONS

# TABLE 29-1: SYMBOLS USED IN OPCODE DESCRIPTIONS (CONTINUED)

| Field | Description  |  |
|-------|--|--|
| Wm*Wm | Multiplicand and Multiplier Working register pair for Square instructions ∈ {W4 * W4,W5 * W5,W6 * W6,W7 * W7}  |  |
| Wm*Wn | Multiplicand and Multiplier Working register pair for DSP instructions ∈ {W4 * W5,W4 * W6,W4 * W7,W5 * W6,W5 * W7,W6 * W7}   |  |
| Wn    | One of 16 Working registers ∈ {W0W15}  |  |
| Wnd   | One of 16 Destination Working registers ∈ {W0W15}  |  |
| Wns   | One of 16 Source Working registers ∈ {W0W15}   |  |
| WREG  | W0 (Working register used in file register instructions)   |  |
| Ws    | Source W register ∈ { Ws, [Ws], [Ws++], [Ws], [++Ws], [Ws] }   |  |
| Wso   | Source W register ∈<br>{ Wns, [Wns], [Wns++], [Wns], [++Wns], [Wns], [Wns+Wb] }  |  |
| Wx    | X Data Space Prefetch Address register for DSP instructions<br>∈ {[W8] + = 6, [W8] + = 4, [W8] + = 2, [W8], [W8] - = 6, [W8] - = 4, [W8] - = 2,<br>[W9] + = 6, [W9] + = 4, [W9] + = 2, [W9], [W9] - = 6, [W9] - = 4, [W9] - = 2,<br>[W9 + W12], none}                |  |
| Wxd   | X Data Space Prefetch Destination register for DSP instructions ∈ {W4W7}   |  |
| Wy    | Y Data Space Prefetch Address register for DSP instructions<br>∈ {[W10] + = 6, [W10] + = 4, [W10] + = 2, [W10], [W10] - = 6, [W10] - = 4, [W10] - = 2,<br>[W11] + = 6, [W11] + = 4, [W11] + = 2, [W11], [W11] - = 6, [W11] - = 4, [W11] - = 2,<br>[W11 + W12], none} |  |
| Wyd   | Y Data Space Prefetch Destination register for DSP instructions ∈ {W4W7}   |  |

| Base<br>Instr<br># | Assembly<br>Mnemonic |       | Assembly Syntax   | Description                             | # of<br>Words | # of<br>Cycles <sup>(1)</sup> | Status Flags<br>Affected |
|--------------------|----------------------|-------|-------------------|---|---------------|-------------------------------|--------------------------|
| 1                  | ADD                  | ADD   | D Acc             | Add Accumulators                        | 1             | 1                             | OA,OB,SA,SB              |
|                    |                      | ADD   | f                 | f = f + WREG                            | 1             | 1                             | C,DC,N,OV,Z              |
|                    |                      | ADD   | f,WREG            | WREG = f + WREG                         | 1             | 1                             | C,DC,N,OV,Z              |
|                    |                      | ADD   | #lit10,Wn         | Wd = lit10 + Wd                         | 1             | 1                             | C,DC,N,OV,Z              |
|                    |                      | ADD   | Wb,Ws,Wd          | Wd = Wb + Ws                            | 1             | 1                             | C,DC,N,OV,Z              |
|                    |                      | ADD   | Wb,#lit5,Wd       | Wd = Wb + lit5                          | 1             | 1                             | C,DC,N,OV,Z              |
|                    |                      | ADD   | Wso,#Slit4,Acc    | 16-bit Signed Add to Accumulator        | 1             | 1                             | OA,OB,SA,SB              |
| 2                  | ADDC                 | ADDC  | f                 | f = f + WREG + (C)                      | 1             | 1                             | C,DC,N,OV,Z              |
|                    |                      | ADDC  | f,WREG            | WREG = f + WREG + (C)                   | 1             | 1                             | C,DC,N,OV,Z              |
|                    |                      | ADDC  | #lit10,Wn         | Wd = lit10 + Wd + (C)                   | 1             | 1                             | C,DC,N,OV,Z              |
|                    |                      | ADDC  | Wb,Ws,Wd          | Wd = Wb + Ws + (C)                      | 1             | 1                             | C,DC,N,OV,Z              |
|                    |                      | ADDC  | Wb,#lit5,Wd       | Wd = Wb + lit5 + (C)                    | 1             | 1                             | C,DC,N,OV,Z              |
| 3                  | AND                  | AND   | f                 | f = f .AND. WREG                        | 1             | 1                             | N,Z                      |
|                    |                      | AND   | f,WREG            | WREG = f .AND. WREG                     | 1             | 1                             | N,Z                      |
|                    |                      | AND   | #lit10,Wn         | Wd = lit10 .AND. Wd                     | 1             | 1                             | N,Z                      |
|                    |                      | AND   | Wb,Ws,Wd          | Wd = Wb .AND. Ws                        | 1             | 1                             | N,Z                      |
|                    |                      | AND   | Wb,#lit5,Wd       | Wd = Wb .AND. lit5                      | 1             | 1                             | N,Z                      |
| 4                  | ASR                  | ASR   | f                 | f = Arithmetic Right Shift f            | 1             | 1                             | C,N,OV,Z                 |
|                    |                      | ASR   | f,WREG            | WREG = Arithmetic Right Shift f         | 1             | 1                             | C,N,OV,Z                 |
|                    |                      | ASR   | Ws,Wd             | Wd = Arithmetic Right Shift Ws          | 1             | 1                             | C,N,OV,Z                 |
|                    |                      | ASR   | Wb,Wns,Wnd        | Wnd = Arithmetic Right Shift Wb by Wns  | 1             | 1                             | N,Z                      |
|                    |                      | ASR   | Wb,#lit5,Wnd      | Wnd = Arithmetic Right Shift Wb by lit5 | 1             | 1                             | N,Z                      |
| 5                  | BCLR                 | BCLR  | f,#bit4           | Bit Clear f                             | 1             | 1                             | None                     |
|                    |                      | BCLR  | Ws,#bit4          | Bit Clear Ws                            | 1             | 1                             | None                     |
| 6                  | BFEXT                | BFEXT | bit4,wid5,Ws,Wb   | Bit Field Extract from Ws to Wb         | 2             | 2                             | None                     |
|                    |                      | BFEXT | bit4,wid5,f,Wb    | Bit Field Extract from f to Wb          | 2             | 2                             | None                     |
| 7                  | BFINS                | BFINS | bit4,wid5,Wb,Ws   | Bit Field Insert from Wb into Ws        | 2             | 2                             | None                     |
|                    |                      | BFINS | bit4,wid5,Wb,f    | Bit Field Insert from Wb into f         | 2             | 2                             | None                     |
|                    |                      | BFINS | bit4,wid5,lit8,Ws | Bit Field Insert from #lit8 to Ws       | 2             | 2                             | None                     |

#### TABLE 29-2: INSTRUCTION SET OVERVIEW

Note 1: Read and Read-Modify-Write (e.g., bit operations and logical operations) on non-CPU SFRs incur an additional instruction cycle.

| Base<br>Instr<br># | Assembly<br>Mnemonic |         | Assembly Syntax           | Description                              | # of<br>Words | # of<br>Cycles <sup>(1)</sup> | Status Flags<br>Affected |
|--------------------|----------------------|---------|---------------------------|--|---------------|-------------------------------|--------------------------|
| 9                  | BRA                  | BRA     | C,Expr                    | Branch if Carry                          | 1             | 1 (4)                         | None                     |
|                    |                      | BRA     | GE,Expr                   | Branch if Greater Than or Equal          | 1             | 1 (4)                         | None                     |
|                    |                      | BRA     | GEU,Expr                  | Branch if unsigned Greater Than or Equal | 1             | 1 (4)                         | None                     |
|                    |                      | BRA     | GT,Expr                   | Branch if Greater Than                   | 1             | 1 (4)                         | None                     |
|                    |                      | BRA     | GTU,Expr                  | Branch if Unsigned Greater Than          | 1             | 1 (4)                         | None                     |
|                    |                      | BRA     | LE,Expr                   | Branch if Less Than or Equal             | 1             | 1 (4)                         | None                     |
|                    |                      | BRA     | LEU,Expr                  | Branch if Unsigned Less Than or Equal    | 1             | 1 (4)                         | None                     |
|                    |                      | BRA     | LT,Expr                   | Branch if Less Than                      | 1             | 1 (4)                         | None                     |
|                    |                      | BRA     | LTU,Expr                  | Branch if Unsigned Less Than             | 1             | 1 (4)                         | None                     |
|                    |                      | BRA     | N,Expr                    | Branch if Negative                       | 1             | 1 (4)                         | None                     |
|                    |                      | BRA     | NC,Expr                   | Branch if Not Carry                      | 1             | 1 (4)                         | None                     |
|                    |                      | BRA     | NN,Expr                   | Branch if Not Negative                   | 1             | 1 (4)                         | None                     |
|                    |                      | BRA     | NOV, Expr                 | Branch if Not Overflow                   | 1             | 1 (4)                         | None                     |
|                    |                      | BRA     | NZ,Expr                   | Branch if Not Zero                       | 1             | 1 (4)                         | None                     |
|                    |                      | BRA     | OA,Expr                   | Branch if Accumulator A Overflow         | 1             | 1 (4)                         | None                     |
|                    |                      | BRA     | OB,Expr                   | Branch if Accumulator B Overflow         | 1             | 1 (4)                         | None                     |
|                    |                      | BRA     | OV,Expr                   | Branch if Overflow                       | 1             | 1 (4)                         | None                     |
|                    |                      | BRA     | SA,Expr                   | Branch if Accumulator A Saturated        | 1             | 1 (4)                         | None                     |
|                    |                      | BRA     | SB,Expr                   | Branch if Accumulator B Saturated        | 1             | 1 (4)                         | None                     |
|                    |                      | BRA     | Expr                      | Branch Unconditionally                   | 1             | 4                             | None                     |
|                    |                      | BRA     | Z,Expr                    | Branch if Zero                           | 1             | 1 (4)                         | None                     |
|                    |                      | BRA     | Wn                        | Computed Branch                          | 1             | 4                             | None                     |
| 10                 | BREAK                | BREAK   | W11                       | Stop User Code Execution                 | 1             | 1                             | None                     |
| 10                 | BSET                 | BSET    | f,#bit4                   | Bit Set f                                | 1             | 1                             | None                     |
|                    | 2021                 | DODI    | Ws,#bit4                  | Bit Set Ws                               | 1             | 1                             | None                     |
| 12                 | BSW                  | BSW.C   | Ws,Wb                     | Write C bit to Ws <wb></wb>              | 1             | 1                             | None                     |
|                    | 2011                 | BSW.Z   | Ws,Wb                     | Write Z bit to Ws <wb></wb>              | 1             | 1                             | None                     |
| 13                 | BTG                  | BTG     | f,#bit4                   | Bit Toggle f                             | 1             | 1                             | None                     |
| 10                 | 519                  | BIG     | Ws,#bit4                  | Bit Toggle Ws                            | 1             | 1                             | None                     |
| 14                 | BTSC                 | BTSC    | f,#bit4                   | Bit Test f, Skip if Clear                | 1             | 1<br>(2 or 3)                 | None                     |
|                    |                      | BTSC    | Ws,#bit4                  | Bit Test Ws, Skip if Clear               | 1             | (2 or 3)                      | None                     |
| 15                 | BTSS                 | BTSS    | f,#bit4                   | Bit Test f, Skip if Set                  | 1             | 1<br>(2 or 3)                 | None                     |
|                    |                      | BTSS    | Ws,#bit4                  | Bit Test Ws, Skip if Set                 | 1             | 1<br>(2 or 3)                 | None                     |
| 16                 | BTST                 | BTST    | f,#bit4                   | Bit Test f                               | 1             | 1                             | Z                        |
|                    |                      | BTST.C  | Ws,#bit4                  | Bit Test Ws to C                         | 1             | 1                             | С                        |
|                    |                      | BTST.Z  | Ws,#bit4                  | Bit Test Ws to Z                         | 1             | 1                             | Z                        |
|                    |                      | BTST.C  | Ws,Wb                     | Bit Test Ws <wb> to C</wb>               | 1             | 1                             | С                        |
|                    |                      | BTST.Z  | Ws,Wb                     | Bit Test Ws <wb> to Z</wb>               | 1             | 1                             | Z                        |
| 17                 | BTSTS                | BTSTS   | f,#bit4                   | Bit Test then Set f                      | 1             | 1                             | Z                        |
|                    |                      | BTSTS.C | Ws,#bit4                  | Bit Test Ws to C, then Set               | 1             | 1                             | С                        |
|                    |                      | BTSTS.Z | Ws,#bit4                  | Bit Test Ws to Z, then Set               | 1             | 1                             | Z                        |
| 18                 | CALL                 | CALL    | lit23                     | Call Subroutine                          | 2             | 4                             | SFA                      |
|                    |                      | CALL    | Wn                        | Call Indirect Subroutine                 | 1             | 4                             | SFA                      |
|                    |                      | CALL.L  | Wn                        | Call Indirect Subroutine (long address)  | 1             | 4                             | SFA                      |
| 19                 | CLR                  | CLR     | f                         | f = 0x0000                               | 1             | 1                             | None                     |
|                    |                      | CLR     | WREG                      | WREG = 0x0000                            | 1             | 1                             | None                     |
|                    |                      | CLR     | Ws                        | Ws = 0x0000                              | 1             | 1                             | None                     |
|                    |                      | CLR     | Acc, Wx, Wxd, Wy, Wyd, AW |  | 1             | 1                             | OA,OB,SA,SB              |

Note 1: Read and Read-Modify-Write (e.g., bit operations and logical operations) on non-CPU SFRs incur an additional instruction cycle.

| Base<br>Instr<br># | Assembly<br>Mnemonic  |         | Assembly Syntax | Description  | # of<br>Words | # of<br>Cycles <sup>(1)</sup> | Status Flags<br>Affected |
|--------------------|-----------------------|---------|-----------------|--|---------------|-------------------------------|--------------------------|
| 20                 | CLRWDT                | CLRWDT  |                 | Clear Watchdog Timer                                       | 1             | 1                             | WDTO,Sleep               |
| 21                 | COM                   | COM     | f               | f = f  | 1             | 1                             | N,Z                      |
|                    |                       | COM     | f,WREG          | WREG = f   | 1             | 1                             | N,Z                      |
|                    |                       | COM     | Ws,Wd           | $Wd = \overline{Ws}$                                       | 1             | 1                             | N,Z                      |
| 22                 | CP                    | CP      | f               | Compare f with WREG  | 1             | 1                             | C,DC,N,OV,Z              |
|                    |                       | CP      | Wb,#lit8        | Compare Wb with lit8                                       | 1             | 1                             | C,DC,N,OV,Z              |
|                    |                       | CP      | Wb,Ws           | Compare Wb with Ws (Wb – Ws)                               | 1             | 1                             | C,DC,N,OV,Z              |
| 23                 | CPO                   | CPO     | f               | Compare f with 0x0000                                      | 1             | 1                             | C,DC,N,OV,Z              |
|                    |                       | CPO     | Ws              | Compare Ws with 0x0000                                     | 1             | 1                             | C,DC,N,OV,Z              |
| 24                 | CPB                   | CPB     | f               | Compare f with WREG, with Borrow                           | 1             | 1                             | C,DC,N,OV,Z              |
|                    |                       | CPB     | Wb,#lit8        | Compare Wb with lit8, with Borrow                          | 1             | 1                             | C,DC,N,OV,Z              |
|                    |                       | CPB     | Wb,Ws           | Compare Wb with Ws, with Borrow $(Wb - Ws - \overline{C})$ | 1             | 1                             | C,DC,N,OV,Z              |
| 25                 | CPSEQ                 | CPSEQ   | Wb,Wn           | Compare Wb with Wn, Skip if =                              | 1             | 1<br>(2 or 3)                 | None                     |
|                    | CPBEQ                 | CPBEQ   | Wb,Wn,Expr      | Compare Wb with Wn, Branch if =                            | 1             | 1 (5)                         | None                     |
| 26                 | CPSGT                 | CPSGT   | Wb,Wn           | Compare Wb with Wn, Skip if >                              | 1             | 1<br>(2 or 3)                 | None                     |
|                    | CPBGT                 | CPBGT   | Wb,Wn,Expr      | Compare Wb with Wn, Branch if >                            | 1             | 1 (5)                         | None                     |
| 27                 | CPSLT                 | CPSLT   | Wb,Wn           | Compare Wb with Wn, Skip if <                              | 1             | 1<br>(2 or 3)                 | None                     |
|                    |                       | CPBLT   | Wb,Wn,Expr      | Compare Wb with Wn, Branch if <                            | 1             | 1 (5)                         | None                     |
| 28                 | CPSNE                 | CPSNE   | Wb,Wn           | Compare Wb with Wn, Skip if $\neq$                         | 1             | 1<br>(2 or 3)                 | None                     |
|                    |                       | CPBNE   | Wb,Wn,Expr      | Compare Wb with Wn, Branch if $\neq$                       | 1             | 1 (5)                         | None                     |
| 29                 | CTXTSWP               | CTXTSWP | #lit3           | Switch CPU Register Context to Context Defined by lit3     | 1             | 2                             | None                     |
| 30                 | CTXTSWP               | CTXTSWP | Wn              | Switch CPU Register Context to Context Defined by Wn       | 1             | 2                             | None                     |
| 31                 | DAW.B                 | DAW.B   | Wn              | Wn = Decimal Adjust Wn                                     | 1             | 1                             | С                        |
| 32                 | DEC                   | DEC     | f               | f = f - 1  | 1             | 1                             | C,DC,N,OV,Z              |
|                    |                       | DEC     | f,WREG          | WREG = f – 1   | 1             | 1                             | C,DC,N,OV,Z              |
|                    |                       | DEC     | Ws,Wd           | Wd = Ws - 1  | 1             | 1                             | C,DC,N,OV,Z              |
| 33                 | DEC2                  | DEC2    | f               | f = f - 2  | 1             | 1                             | C,DC,N,OV,Z              |
|                    |                       | DEC2    | f,WREG          | WREG = f – 2   | 1             | 1                             | C,DC,N,OV,Z              |
|                    |                       | DEC2    | Ws,Wd           | Wd = Ws - 2  | 1             | 1                             | C,DC,N,OV,Z              |
| 34                 | DISI                  | DISI    | #lit14          | Disable Interrupts for k Instruction Cycles                | 1             | 1                             | None                     |
| 35                 | DIVF                  | DIVF    | Wm,Wn           | Signed 16/16-bit Fractional Divide                         | 1             | 18                            | N,Z,C,OV                 |
| 36                 | DIV.S <sup>(2)</sup>  | DIV.S   | Wm,Wn           | Signed 16/16-bit Integer Divide                            | 1             | 18                            | N,Z,C,OV                 |
|                    |                       | DIV.SD  | Wm,Wn           | Signed 32/16-bit Integer Divide                            | 1             | 18                            | N,Z,C,OV                 |
| 37                 | DIV.U <sup>(2)</sup>  | DIV.U   | Wm,Wn           | Unsigned 16/16-bit Integer Divide                          | 1             | 18                            | N,Z,C,OV                 |
|                    | (0)                   | DIV.UD  | Wm,Wn           | Unsigned 32/16-bit Integer Divide                          | 1             | 18                            | N,Z,C,OV                 |
| 38                 | DIVF2 <sup>(2)</sup>  | DIVF2   | Wm,Wn           | Signed 16/16-bit Fractional Divide<br>(W1:W0 preserved)    | 1             | 6                             | N,Z,C,OV                 |
| 39                 | DIV2.S <sup>(2)</sup> | DIV2.S  | Wm,Wn           | Signed 16/16-bit Integer Divide<br>(W1:W0 preserved)       | 1             | 6                             | N,Z,C,OV                 |
|                    |                       | DIV2.SD | Wm,Wn           | Signed 32/16-bit Integer Divide (W1:W0 preserved)          | 1             | 6                             | N,Z,C,OV                 |
| 40                 | DIV2.U <sup>(2)</sup> | DIV2.U  | Wm,Wn           | Unsigned 16/16-bit Integer Divide<br>(W1:W0 preserved)     | 1             | 6                             | N,Z,C,OV                 |
|                    |                       | DIV2.UD | Wm,Wn           | Unsigned 32/16-bit Integer Divide<br>(W1:W0 preserved)     | 1             | 6                             | N,Z,C,OV                 |
| 41                 | DO                    | DO      | #lit15,Expr     | Do Code to PC + Expr, lit15 + 1 Times                      | 2             | 2                             | None                     |
|                    |                       | DO      | Wn,Expr         | Do code to PC + Expr, (Wn) + 1 Times                       | 2             | 2                             | None                     |

Note 1: Read and Read-Modify-Write (e.g., bit operations and logical operations) on non-CPU SFRs incur an additional instruction cycle.

| Base<br>Instr<br># | Assembly<br>Mnemonic |                                  |                                 | Description  | # of<br>Words | # of<br>Cycles <sup>(1)</sup> | Status Flags<br>Affected |
|--------------------|----------------------|----------------------------------|---------------------------------|--|---------------|-------------------------------|--------------------------|
| 42                 | ED                   | ED                               | Wm*Wm,Acc,Wx,Wy,Wxd             | Euclidean Distance (no accumulate)   | 1             | 1                             | OA,OB,OAB,<br>SA,SB,SAB  |
| 43                 | EDAC                 | EDAC Wm*Wm, Acc, Wx, Wy, Wxd     |                                 | Euclidean Distance   | 1             | 1                             | OA,OB,OAB,<br>SA,SB,SAB  |
| 44                 | EXCH                 | EXCH                             | Wns,Wnd                         | Swap Wns with Wnd  | 1             | 1                             | None                     |
| 46                 | FBCL                 | FBCL                             | Ws,Wnd                          | Find Bit Change from Left (MSb) Side   | 1             | 1                             | С                        |
| 47                 | FF1L                 | FF1L                             |                                 |  | 1             | 1                             | С                        |
| 48                 | FF1R                 | FF1R                             | Ws,Wnd                          | Find First One from Right (LSb) Side   | 1             | 1                             | С                        |
| 49                 | FLIM                 | FLIM Wb, Ws<br>FLIM.V Wb, Ws, Wd |                                 | Force Data (Upper and Lower) Range Limit without Limit Excess Result                                   | 1             | 1                             | N,Z,OV                   |
|                    |                      | FLIM.V                           | Wb, Ws, Wd                      | Force Data (Upper and Lower) Range Limit with Limit Excess Result                                      | 1             | 1                             | N,Z,OV                   |
| 50                 | GOTO                 | GOTO                             | Expr                            | Go to Address  | 2             | 4                             | None                     |
|                    |                      | GOTO                             | Wn                              | Go to Indirect   | 1             | 4                             | None                     |
|                    |                      | GOTO.L                           | Wn                              | Go to Indirect (long address)  | 1             | 4                             | None                     |
| 51                 | INC                  | INC                              | f                               | f = f + 1  | 1             | 1                             | C,DC,N,OV,Z              |
|                    |                      | INC                              | f,WREG                          | WREG = f + 1   | 1             | 1                             | C,DC,N,OV,Z              |
|                    |                      | INC                              | Ws,Wd                           | Wd = Ws + 1  | 1             | 1                             | C,DC,N,OV,Z              |
| 52                 | INC2                 | INC2                             | f                               | f = f + 2  | 1             | 1                             | C,DC,N,OV,Z              |
|                    |                      | INC2                             | f,WREG                          | WREG = f + 2   | 1             | 1                             | C,DC,N,OV,Z              |
|                    |                      | INC2                             | Ws,Wd                           | Wd = Ws + 2  | 1             | 1                             | C,DC,N,OV,Z              |
| 53                 | IOR                  | IOR                              | f                               | f = f .IOR. WREG   | 1             | 1                             | N,Z                      |
|                    |                      | IOR                              | f,WREG                          | WREG = f.IOR. WREG   | 1             | 1                             | N,Z                      |
|                    |                      | IOR                              | #lit10,Wn                       | Wd = lit10 .IOR. Wd  | 1             | 1                             | N,Z                      |
|                    |                      | IOR                              | Wb,Ws,Wd                        | Wd = Wb .IOR. Ws   | 1             | 1                             | N,Z                      |
|                    |                      | IOR                              | Wb,#lit5,Wd                     | Wd = Wb .IOR. lit5   | 1             | 1                             | N,Z                      |
| 54                 | LAC                  | LAC                              | Wso,#Slit4,Acc                  | Load Accumulator   | 1             | 1                             | OA,OB,OAB,<br>SA,SB,SAB  |
|                    |                      | LAC.D                            | Wso, #Slit4, Acc                | Load Accumulator Double  | 1             | 2                             | OA,SA,OB,SE              |
| 56                 | LNK                  | LNK                              | #lit14                          | Link Frame Pointer   | 1             | 1                             | SFA                      |
| 57                 | LSR                  | LSR                              | f                               | f = Logical Right Shift f  | 1             | 1                             | C,N,OV,Z                 |
|                    |                      | LSR                              | f,WREG                          | WREG = Logical Right Shift f   | 1             | 1                             | C,N,OV,Z                 |
|                    |                      | LSR                              | Ws,Wd                           | Wd = Logical Right Shift Ws  | 1             | 1                             | C,N,OV,Z                 |
|                    |                      | LSR                              | Wb,Wns,Wnd                      | Wnd = Logical Right Shift Wb by Wns  | 1             | 1                             | N,Z                      |
|                    |                      | LSR                              | Wb,#lit5,Wnd                    | Wnd = Logical Right Shift Wb by lit5   | 1             | 1                             | N,Z                      |
| 58                 | MAC                  | MAC                              | Wm*Wn,Acc,Wx,Wxd,Wy,Wyd,<br>AWB | Multiply and Accumulate  | 1             | 1                             | OA,OB,OAB,<br>SA,SB,SAB  |
|                    |                      | MAC                              | Wm*Wm,Acc,Wx,Wxd,Wy,Wyd         | Square and Accumulate  | 1             | 1                             | OA,OB,OAB,<br>SA,SB,SAB  |
| 59                 | MAX                  | MAX                              | Acc                             | Force Data Maximum Range Limit   | 1             | 1                             | N,OV,Z                   |
|                    |                      | MAX.V                            | Acc, Wnd                        | Force Data Maximum Range Limit with Result   | 1             | 1                             | N,OV,Z                   |
| 60                 | MIN                  | MIN                              | Acc                             | If Accumulator A Less than B Load<br>Accumulator with B or vice versa                                  | 1             | 1                             | N,OV,Z                   |
|                    |                      | MIN.V                            | Acc, Wd                         | If Accumulator A Less than B Accumulator<br>Force Minimum Data Range Limit with Limit<br>Excess Result | 1             | 1                             | N,OV,Z                   |
|                    |                      | MINZ                             | Acc                             | Accumulator Force Minimum Data Range<br>Limit  | 1             | 1                             | N,OV,Z                   |
|                    |                      | MINZ.V                           | Acc, Wd                         | Accumulator Force Minimum Data Range<br>Limit with Limit Excess Result                                 | 1             | 1                             | N,OV,Z                   |

Note 1: Read and Read-Modify-Write (e.g., bit operations and logical operations) on non-CPU SFRs incur an additional instruction cycle.
 2: The divide instructions must be preceded with a "REPEAT #5" instruction, such that they are executed six consecutive times.

| Base<br>Instr<br># | Assembly<br>Mnemonic |  | Assembly Syntax              | Description                                       | # of<br>Words | # of<br>Cycles <sup>(1)</sup> | Status Flags<br>Affected |
|--------------------|----------------------|--|------------------------------|---|---------------|-------------------------------|--------------------------|
| 61                 | MOV                  | MOV                                      | f,Wn                         | Move f to Wn                                      | 1             | 1                             | None                     |
|                    |                      | MOV                                      | f                            | Move f to f                                       | 1             | 1                             | None                     |
|                    |                      | MOV                                      | f,WREG                       | Move f to WREG                                    | 1             | 1                             | None                     |
|                    |                      | MOV                                      | #lit16,Wn                    | Move 16-bit Literal to Wn                         | 1             | 1                             | None                     |
|                    |                      | MOV.b                                    | #lit8,Wn                     | Move 8-bit Literal to Wn                          | 1             | 1                             | None                     |
|                    |                      | MOV                                      | Wn,f                         | Move Wn to f                                      | 1             | 1                             | None                     |
|                    |                      | MOV                                      | Wso,Wdo                      | Move Ws to Wd                                     | 1             | 1                             | None                     |
|                    |                      | MOV                                      | WREG, f                      | Move WREG to f                                    | 1             | 1                             | None                     |
|                    |                      | MOV.D                                    | Wns,Wd                       | Move Double from W(ns):W(ns + 1) to Wd            | 1             | 2                             | None                     |
|                    |                      | MOV.D                                    | Ws,Wnd                       | Move Double from Ws to<br>W(nd + 1):W(nd)         | 1             | 2                             | None                     |
| 62                 | MOVPAG               | MOVPAG                                   | #lit10,DSRPAG                | Move 10-bit Literal to DSRPAG                     | 1             | 1                             | None                     |
|                    |                      | MOVPAG                                   | #lit8,TBLPAG                 | Move 8-bit Literal to TBLPAG                      | 1             | 1                             | None                     |
|                    |                      | MOVPAG                                   | Ws, DSRPAG                   | Move Ws[9:0] to DSRPAG                            | 1             | 1                             | None                     |
|                    |                      | MOVPAG                                   | Ws, TBLPAG                   | Move Ws[7:0] to TBLPAG                            | 1             | 1                             | None                     |
| 64                 | MOVSAC               | MOVSAC                                   | Acc,Wx,Wxd,Wy,Wyd,AWB        | Prefetch and Store Accumulator                    | 1             | 1                             | None                     |
| 65                 | MPY                  | MPY                                      | Wm*Wn,Acc,Wx,Wxd,Wy,Wyd      | Multiply Wm by Wn to Accumulator                  | 1             | 1                             | OA,OB,OAB<br>SA,SB,SAB   |
|                    |                      | MPY                                      | Wm*Wm, Acc, Wx, Wxd, Wy, Wyd | Square Wm to Accumulator                          | 1             | 1                             | OA,OB,OAB<br>SA,SB,SAB   |
| 66                 | MPY.N                | MPY.N                                    | Wm*Wn,Acc,Wx,Wxd,Wy,Wyd      | -(Multiply Wm by Wn) to Accumulator               | 1             | 1                             | None                     |
| 67                 | MSC                  | MSC Wm*Wm, Acc, Wx, Wxd, Wy, Wyd,<br>AWB |                              | Multiply and Subtract from Accumulator            | 1             | 1                             | OA,OB,OAE<br>SA,SB,SAE   |
| 68                 | MUL                  | MUL.SS                                   | Wb,Ws,Wnd                    | {Wnd + 1, Wnd} = Signed(Wb) * Signed(Ws)          | 1             | 1                             | None                     |
|                    |                      | MUL.SS                                   | Wb,Ws,Acc                    | Accumulator = Signed(Wb) * Signed(Ws)             | 1             | 1                             | None                     |
|                    |                      | MUL.SU                                   | Wb,Ws,Wnd                    | {Wnd + 1, Wnd} = Signed(Wb) *<br>Unsigned(Ws)     | 1             | 1                             | None                     |
|                    |                      | MUL.SU                                   | Wb,Ws,Acc                    | Accumulator = Signed(Wb) * Unsigned(Ws)           | 1             | 1                             | None                     |
|                    |                      | MUL.SU                                   | Wb,#lit5,Acc                 | Accumulator = Signed(Wb) * Unsigned(lit5)         | 1             | 1                             | None                     |
|                    |                      | MUL.US                                   | Wb,Ws,Wnd                    | {Wnd + 1, Wnd} = Unsigned(Wb) *<br>Signed(Ws)     | 1             | 1                             | None                     |
|                    |                      | MUL.US                                   | Wb,Ws,Acc                    | Accumulator = Unsigned(Wb) * Signed(Ws)           | 1             | 1                             | None                     |
|                    |                      | MUL.UU                                   | Wb,Ws,Wnd                    | {Wnd + 1, Wnd} = Unsigned(Wb) *<br>Unsigned(Ws)   | 1             | 1                             | None                     |
|                    |                      | MUL.UU                                   | Wb,#lit5,Acc                 | Accumulator = Unsigned(Wb) *<br>Unsigned(lit5)    | 1             | 1                             | None                     |
|                    |                      | MUL.UU                                   | Wb,Ws,Acc                    | Accumulator = Unsigned(Wb) *<br>Unsigned(Ws)      | 1             | 1                             | None                     |
|                    |                      | MULW.SS                                  | Wb,Ws,Wnd                    | Wnd = Signed(Wb) * Signed(Ws)                     | 1             | 1                             | None                     |
|                    |                      | MULW.SU                                  | Wb,Ws,Wnd                    | Wnd = Signed(Wb) * Unsigned(Ws)                   | 1             | 1                             | None                     |
|                    |                      | MULW.US                                  | Wb,Ws,Wnd                    | Wnd = Unsigned(Wb) * Signed(Ws)                   | 1             | 1                             | None                     |
|                    |                      | MULW.UU                                  | Wb,Ws,Wnd                    | Wnd = Unsigned(Wb) * Unsigned(Ws)                 | 1             | 1                             | None                     |
|                    |                      | MUL.SU                                   | Wb,#lit5,Wnd                 | {Wnd + 1, Wnd} = Signed(Wb) *<br>Unsigned(lit5)   | 1             | 1                             | None                     |
|                    |                      | MUL.SU                                   | Wb,#lit5,Wnd                 | Wnd = Signed(Wb) * Unsigned(lit5)                 | 1             | 1                             | None                     |
|                    |                      | MUL.UU                                   | Wb,#lit5,Wnd                 | {Wnd + 1, Wnd} = Unsigned(Wb) *<br>Unsigned(lit5) | 1             | 1                             | None                     |
|                    |                      | MUL.UU                                   | Wb,#lit5,Wnd                 | Wnd = Unsigned(Wb) * Unsigned(lit5)               | 1             | 1                             | None                     |
|                    |                      | MUL                                      | f                            | W3:W2 = f * WREG                                  | 1             | 1                             | None                     |

Note 1: Read and Read-Modify-Write (e.g., bit operations and logical operations) on non-CPU SFRs incur an additional instruction cycle. 2: The divide instructions must be preceded with a "REPEAT #5" instruction, such that they are executed six consecutive times.

| Base<br>Instr<br># | Assembly<br>Mnemonic |        | Assembly Syntax | Description                                       | # of<br>Words | # of<br>Cycles <sup>(1)</sup> | Status Flags<br>Affected |
|--------------------|----------------------|--------|-----------------|---|---------------|-------------------------------|--------------------------|
| 69                 | NEG                  | NEG    | Acc             | Negate Accumulator                                | 1             | 1                             | OA,OB,OAB,<br>SA,SB,SAB  |
|                    |                      | NEG    | f               | f = <del>f</del> + 1                              | 1             | 1                             | C,DC,N,OV,Z              |
|                    |                      | NEG    | f,WREG          | WREG = $\overline{f}$ + 1                         | 1             | 1                             | C,DC,N,OV,Z              |
|                    |                      | NEG    | Ws,Wd           | $Wd = \overline{Ws} + 1$                          | 1             | 1                             | C,DC,N,OV,Z              |
| 70                 | NOP                  | NOP    |                 | No Operation                                      | 1             | 1                             | None                     |
|                    |                      | NOPR   |                 | No Operation                                      | 1             | 1                             | None                     |
| 71                 | NORM                 | NORM   | Acc, Wd         | Normalize Accumulator                             | 1             | 1                             | N,OV,Z                   |
| 72                 | POP                  | POP    | f               | Pop f from Top-of-Stack (TOS)                     | 1             | 1                             | None                     |
|                    |                      | POP    | Wdo             | Pop from Top-of-Stack (TOS) to Wdo                | 1             | 1                             | None                     |
|                    |                      | POP.D  | Wnd             | Pop from Top-of-Stack (TOS) to<br>W(nd):W(nd + 1) | 1             | 2                             | None                     |
|                    |                      | POP.S  |                 | Pop Shadow Registers                              | 1             | 1                             | All                      |
| 73                 | PUSH                 | PUSH   | f               | Push f to Top-of-Stack (TOS)                      | 1             | 1                             | None                     |
|                    |                      | PUSH   | Wso             | Push Wso to Top-of-Stack (TOS)                    | 1             | 1                             | None                     |
|                    |                      | PUSH.D | Wns             | Push W(ns):W(ns + 1) to Top-of-Stack (TOS)        | 1             | 2                             | None                     |
|                    |                      | PUSH.S |                 | Push Shadow Registers                             | 1             | 1                             | None                     |
| 74                 | PWRSAV               | PWRSAV | #lit1           | Go into Sleep or Idle mode                        | 1             | 1                             | WDTO,Sleep               |
| 75                 | RCALL                | RCALL  | Expr            | Relative Call                                     | 1             | 4                             | SFA                      |
|                    |                      | RCALL  | Wn              | Computed Call                                     | 1             | 4                             | SFA                      |
| 76                 | REPEAT               | REPEAT | #lit15          | Repeat Next Instruction lit15 + 1 Times           | 1             | 1                             | None                     |
|                    |                      | REPEAT | Wn              | Repeat Next Instruction (Wn) + 1 Times            | 1             | 1                             | None                     |
| 77                 | RESET                | RESET  |                 | Software Device Reset                             | 1             | 1                             | None                     |
| 78                 | RETFIE               | RETFIE |                 | Return from Interrupt                             | 1             | 6 (5)                         | SFA                      |
| 79                 | RETLW                | RETLW  | #lit10,Wn       | Return with Literal in Wn                         | 1             | 6 (5)                         | SFA                      |
| 80                 | RETURN               | RETURN |                 | Return from Subroutine                            | 1             | 6 (5)                         | SFA                      |
| 81                 | RLC                  | RLC    | f               | f = Rotate Left through Carry f                   | 1             | 1                             | C,N,Z                    |
|                    |                      | RLC    | f,WREG          | WREG = Rotate Left through Carry f                | 1             | 1                             | C,N,Z                    |
|                    |                      | RLC    | Ws,Wd           | Wd = Rotate Left through Carry Ws                 | 1             | 1                             | C,N,Z                    |
| 82                 | RLNC                 | RLNC   | f               | f = Rotate Left (No Carry) f                      | 1             | 1                             | N,Z                      |
|                    |                      | RLNC   | f,WREG          | WREG = Rotate Left (No Carry) f                   | 1             | 1                             | N,Z                      |
|                    |                      | RLNC   | Ws,Wd           | Wd = Rotate Left (No Carry) Ws                    | 1             | 1                             | N,Z                      |
| 83                 | RRC                  | RRC    | f               | f = Rotate Right through Carry f                  | 1             | 1                             | C,N,Z                    |
|                    |                      | RRC    | f,WREG          | WREG = Rotate Right through Carry f               | 1             | 1                             | C,N,Z                    |
|                    |                      | RRC    | Ws,Wd           | Wd = Rotate Right through Carry Ws                | 1             | 1                             | C,N,Z                    |
| 84                 | RRNC                 | RRNC   | f               | f = Rotate Right (No Carry) f                     | 1             | 1                             | N,Z                      |
|                    |                      | RRNC   | f,WREG          | WREG = Rotate Right (No Carry) f                  | 1             | 1                             | N,Z                      |
|                    |                      | RRNC   | Ws,Wd           | Wd = Rotate Right (No Carry) Ws                   | 1             | 1                             | N,Z                      |
| 85                 | SAC                  | SAC    | Acc,#Slit4,Wdo  | Store Accumulator                                 | 1             | 1                             | None                     |
|                    |                      | SAC.R  | Acc,#Slit4,Wdo  | Store Rounded Accumulator                         | 1             | 1                             | None                     |
| 86                 | SE                   | SE     | Ws,Wnd          | Wnd = Sign-Extended Ws                            | 1             | 1                             | C,N,Z                    |
| 87                 | SETM                 | SETM   | f               | f = 0xFFFF  | 1             | 1                             | None                     |
|                    |                      | SETM   | WREG            | WREG = 0xFFFF                                     | 1             | 1                             | None                     |
| 00                 | 0.7773.2             | SETM   | Ws              | Ws = 0xFFFF                                       | 1             | 1                             | None                     |
| 88                 | SFTAC                | SFTAC  | Acc,Wn          | Arithmetic Shift Accumulator by (Wn)              | 1             | 1                             | OA,OB,OAB,<br>SA,SB,SAB  |
|                    |                      | SFTAC  | Acc,#Slit6      | Arithmetic Shift Accumulator by Slit6             | 1             | 1                             | OA,OB,OAB,<br>SA,SB,SAB  |

 Note 1:
 Read and Read-Modify-Write (e.g., bit operations and logical operations) on non-CPU SFRs incur an additional instruction cycle.

 2:
 The divide instructions must be preceded with a "REPEAT #5" instruction, such that they are executed six consecutive times.

| Base<br>Instr<br># | Instr Mnemonic |        | Assembly Syntax | Description                        | # of<br>Words | # of<br>Cycles <sup>(1)</sup> | Status Flags<br>Affected |
|--------------------|----------------|--------|-----------------|------------------------------------|---------------|-------------------------------|--------------------------|
| 89                 | SL             | SL     | f               | f = Left Shift f                   | 1             | 1                             | C,N,OV,Z                 |
|                    |                | SL     | f,WREG          | WREG = Left Shift f                | 1             | 1                             | C,N,OV,Z                 |
|                    |                | SL     | Ws,Wd           | Wd = Left Shift Ws                 | 1             | 1                             | C,N,OV,Z                 |
|                    |                | SL     | Wb,Wns,Wnd      | Wnd = Left Shift Wb by Wns         | 1             | 1                             | N,Z                      |
|                    |                | SL     | Wb,#lit5,Wnd    | Wnd = Left Shift Wb by lit5        | 1             | 1                             | N,Z                      |
| 91                 | SUB            | SUB    | Acc             | Subtract Accumulators              | 1             | 1                             | OA,OB,OAB,<br>SA,SB,SAB  |
|                    |                | SUB    | f               | f = f – WREG                       | 1             | 1                             | C,DC,N,OV,Z              |
|                    |                | SUB    | f,WREG          | WREG = f – WREG                    | 1             | 1                             | C,DC,N,OV,Z              |
|                    |                | SUB    | #lit10,Wn       | Wn = Wn - Iit10                    | 1             | 1                             | C,DC,N,OV,Z              |
|                    |                | SUB    | Wb,Ws,Wd        | Wd = Wb – Ws                       | 1             | 1                             | C,DC,N,OV,Z              |
|                    |                | SUB    | Wb,#lit5,Wd     | Wd = Wb – lit5                     | 1             | 1                             | C,DC,N,OV,Z              |
| 92                 | SUBB           | SUBB   | f               | $f = f - WREG - (\overline{C})$    | 1             | 1                             | C,DC,N,OV,Z              |
|                    |                | SUBB   | f,WREG          | WREG = $f - WREG - (\overline{C})$ | 1             | 1                             | C,DC,N,OV,Z              |
|                    |                | SUBB   | #lit10,Wn       | Wn = Wn - lit10 - $(\overline{C})$ | 1             | 1                             | C,DC,N,OV,Z              |
|                    |                | SUBB   | Wb,Ws,Wd        | $Wd = Wb - Ws - (\overline{C})$    | 1             | 1                             | C,DC,N,OV,Z              |
|                    |                | SUBB   | Wb,#lit5,Wd     | $Wd = Wb - lit5 - (\overline{C})$  | 1             | 1                             | C,DC,N,OV,Z              |
| 93                 | SUBR           | SUBR   | f               | f = WREG – f                       | 1             | 1                             | C,DC,N,OV,Z              |
|                    |                | SUBR   | f,WREG          | WREG = WREG – f                    | 1             | 1                             | C,DC,N,OV,Z              |
|                    |                | SUBR   | Wb,Ws,Wd        | Wd = Ws – Wb                       | 1             | 1                             | C,DC,N,OV,Z              |
|                    |                | SUBR   | Wb,#lit5,Wd     | Wd = lit5 – Wb                     | 1             | 1                             | C,DC,N,OV,Z              |
| 94                 | SUBBR          | SUBBR  | f               | $f = WREG - f - (\overline{C})$    | 1             | 1                             | C,DC,N,OV,Z              |
|                    |                | SUBBR  | f,WREG          | WREG = WREG – f – $(\overline{C})$ | 1             | 1                             | C,DC,N,OV,Z              |
|                    |                | SUBBR  | Wb,Ws,Wd        | $Wd = Ws - Wb - (\overline{C})$    | 1             | 1                             | C,DC,N,OV,Z              |
|                    |                | SUBBR  | Wb,#lit5,Wd     | $Wd = lit5 - Wb - (\overline{C})$  | 1             | 1                             | C,DC,N,OV,Z              |
| 95                 | SWAP           | SWAP.b | Wn              | Wn = Nibble Swap Wn                | 1             | 1                             | None                     |
|                    |                | SWAP   | Wn              | Wn = Byte Swap Wn                  | 1             | 1                             | None                     |
| 96                 | TBLRDH         | TBLRDH | Ws,Wd           | Read Prog[23:16] to Wd[7:0]        | 1             | 5                             | None                     |
| 97                 | TBLRDL         | TBLRDL | Ws,Wd           | Read Prog[15:0] to Wd              | 1             | 5                             | None                     |
| 98                 | TBLWTH         | TBLWTH | Ws,Wd           | Write Ws[7:0] to Prog[23:16]       | 1             | 2                             | None                     |
| 99                 | TBLWTL         | TBLWTL | Ws,Wd           | Write Ws to Prog[15:0]             | 1             | 2                             | None                     |
| 101                | ULNK           | ULNK   |                 | Unlink Frame Pointer               | 1             | 1                             | SFA                      |
| 104                | XOR            | XOR    | f               | f = f .XOR. WREG                   | 1             | 1                             | N,Z                      |
|                    |                | XOR    | f,WREG          | WREG = f .XOR. WREG                | 1             | 1                             | N,Z                      |
|                    |                | XOR    | #lit10,Wn       | Wd = lit10 .XOR. Wd                | 1             | 1                             | N,Z                      |
|                    |                | XOR    | Wb,Ws,Wd        | Wd = Wb .XOR. Ws                   | 1             | 1                             | N,Z                      |
|                    |                | XOR    | Wb,#lit5,Wd     | Wd = Wb .XOR. lit5                 | 1             | 1                             | N,Z                      |
| 105                | ZE             | ZE     | Ws,Wnd          | Wnd = Zero-Extend Ws               | 1             | 1                             | C,Z,N                    |

Note 1: Read and Read-Modify-Write (e.g., bit operations and logical operations) on non-CPU SFRs incur an additional instruction cycle.

# 30.0 DEVELOPMENT SUPPORT

The PIC<sup>®</sup> microcontrollers (MCU) and dsPIC<sup>®</sup> digital signal controllers (DSC) are supported with a full range of software and hardware development tools:

- Integrated Development Environment
- MPLAB<sup>®</sup> X IDE Software
- Compilers/Assemblers/Linkers
  - MPLAB XC Compiler
  - MPASM<sup>™</sup> Assembler
  - MPLINK<sup>™</sup> Object Linker/ MPLIB<sup>™</sup> Object Librarian
  - MPLAB Assembler/Linker/Librarian for Various Device Families
- · Simulators
  - MPLAB X SIM Software Simulator
- · Emulators
  - MPLAB REAL ICE™ In-Circuit Emulator
- In-Circuit Debuggers/Programmers
  - MPLAB ICD 3
  - PICkit™ 3
- Device Programmers
  - MPLAB PM3 Device Programmer
- Low-Cost Demonstration/Development Boards, Evaluation Kits and Starter Kits
- Third-party development tools

#### 30.1 MPLAB X Integrated Development Environment Software

The MPLAB X IDE is a single, unified graphical user interface for Microchip and third-party software, and hardware development tool that runs on Windows<sup>®</sup>, Linux and Mac  $OS^{®}$  X. Based on the NetBeans IDE, MPLAB X IDE is an entirely new IDE with a host of free software components and plug-ins for high-performance application development and debugging. Moving between tools and upgrading from software simulators to hardware debugging and programming tools is simple with the seamless user interface.

With complete project management, visual call graphs, a configurable watch window and a feature-rich editor that includes code completion and context menus, MPLAB X IDE is flexible and friendly enough for new users. With the ability to support multiple tools on multiple projects with simultaneous debugging, MPLAB X IDE is also suitable for the needs of experienced users.

Feature-Rich Editor:

- Color syntax highlighting
- Smart code completion makes suggestions and provides hints as you type
- Automatic code formatting based on user-defined rules
- · Live parsing

User-Friendly, Customizable Interface:

- Fully customizable interface: toolbars, toolbar buttons, windows, window placement, etc.
- · Call graph window
- Project-Based Workspaces:
- Multiple projects
- Multiple tools
- Multiple configurations
- · Simultaneous debugging sessions

File History and Bug Tracking:

- · Local file history feature
- Built-in support for Bugzilla issue tracker

# 30.2 MPLAB XC Compilers

The MPLAB XC Compilers are complete ANSI C compilers for all of Microchip's 8, 16 and 32-bit MCU and DSC devices. These compilers provide powerful integration capabilities, superior code optimization and ease of use. MPLAB XC Compilers run on Windows, Linux or MAC OS X.

For easy source level debugging, the compilers provide debug information that is optimized to the MPLAB X IDE.

The free MPLAB XC Compiler editions support all devices and commands, with no time or memory restrictions, and offer sufficient code optimization for most applications.

MPLAB XC Compilers include an assembler, linker and utilities. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. MPLAB XC Compiler uses the assembler to produce its object file. Notable features of the assembler include:

- · Support for the entire device instruction set
- · Support for fixed-point and floating-point data
- Command-line interface
- · Rich directive set
- Flexible macro language
- MPLAB X IDE compatibility

#### 30.3 MPASM Assembler

The MPASM Assembler is a full-featured, universal macro assembler for PIC10/12/16/18 MCUs.

The MPASM Assembler generates relocatable object files for the MPLINK Object Linker, Intel<sup>®</sup> standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code, and COFF files for debugging.

The MPASM Assembler features include:

- Integration into MPLAB X IDE projects
- User-defined macros to streamline assembly code
- Conditional assembly for multipurpose source files
- Directives that allow complete control over the assembly process

### 30.4 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK Object Linker combines relocatable objects created by the MPASM Assembler. It can link relocatable objects from precompiled libraries, using directives from a linker script.

The MPLIB Object Librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

# 30.5 MPLAB Assembler, Linker and Librarian for Various Device Families

MPLAB Assembler produces relocatable machine code from symbolic assembly language for PIC24, PIC32 and dsPIC DSC devices. MPLAB XC Compiler uses the assembler to produce its object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- · Support for the entire device instruction set
- · Support for fixed-point and floating-point data
- Command-line interface
- · Rich directive set
- Flexible macro language
- MPLAB X IDE compatibility

# 30.6 MPLAB X SIM Software Simulator

The MPLAB X SIM Software Simulator allows code development in a PC-hosted environment by simulating the PIC MCUs and dsPIC DSCs on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a comprehensive stimulus controller. Registers can be logged to files for further run-time analysis. The trace buffer and logic analyzer display extend the power of the simulator to record and track program execution, actions on I/O, most peripherals and internal registers.

The MPLAB X SIM Software Simulator fully supports symbolic debugging using the MPLAB XC Compilers, and the MPASM and MPLAB Assemblers. The software simulator offers the flexibility to develop and debug code outside of the hardware laboratory environment, making it an excellent, economical software development tool.

## 30.7 MPLAB REAL ICE In-Circuit Emulator System

The MPLAB REAL ICE In-Circuit Emulator System is Microchip's next generation high-speed emulator for Microchip Flash DSC and MCU devices. It debugs and programs all 8, 16 and 32-bit MCU, and DSC devices with the easy-to-use, powerful graphical user interface of the MPLAB X IDE.

The emulator is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with either a connector compatible with in-circuit debugger systems (RJ-11) or with the new high-speed, noise tolerant, Low-Voltage Differential Signal (LVDS) interconnection (CAT5).

The emulator is field upgradable through future firmware downloads in MPLAB X IDE. MPLAB REAL ICE offers significant advantages over competitive emulators including full-speed emulation, run-time variable watches, trace analysis, complex breakpoints, logic probes, a ruggedized probe interface and long (up to three meters) interconnection cables.

### 30.8 MPLAB ICD 3 In-Circuit Debugger System

The MPLAB ICD 3 In-Circuit Debugger System is Microchip's most cost-effective, high-speed hardware debugger/programmer for Microchip Flash DSC and MCU devices. It debugs and programs PIC Flash microcontrollers and dsPIC DSCs with the powerful, yet easy-to-use graphical user interface of the MPLAB IDE.

The MPLAB ICD 3 In-Circuit Debugger probe is connected to the design engineer's PC using a highspeed USB 2.0 interface and is connected to the target with a connector compatible with the MPLAB ICD 2 or MPLAB REAL ICE systems (RJ-11). MPLAB ICD 3 supports all MPLAB ICD 2 headers.

# 30.9 PICkit 3 In-Circuit Debugger/ Programmer

The MPLAB PICkit 3 allows debugging and programming of PIC and dsPIC Flash microcontrollers at a most affordable price point using the powerful graphical user interface of the MPLAB IDE. The MPLAB PICkit 3 is connected to the design engineer's PC using a fullspeed USB interface and can be connected to the target via a Microchip debug (RJ-11) connector (compatible with MPLAB ICD 3 and MPLAB REAL ICE). The connector uses two device I/O pins and the Reset line to implement in-circuit debugging and In-Circuit Serial Programming<sup>™</sup> (ICSP<sup>™</sup>).

# 30.10 MPLAB PM3 Device Programmer

The MPLAB PM3 Device Programmer is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features a large LCD display (128 x 64) for menus and error messages, and a modular, detachable socket assembly to support various package types. The ICSP cable assembly is included as a standard item. In Stand-Alone mode, the MPLAB PM3 Device Programmer can read, verify and program PIC devices without a PC connection. It can also set code protection in this mode. The MPLAB PM3 connects to the host PC via an RS-232 or USB cable. The MPLAB PM3 has high-speed communications and optimized algorithms for quick programming of large memory devices, and incorporates an MMC card for file storage and data applications.

# 30.11 Demonstration/Development Boards, Evaluation Kits and Starter Kits

A wide variety of demonstration, development and evaluation boards for various PIC MCUs and dsPIC DSCs allows quick application development on fully functional systems. Most boards include prototyping areas for adding custom circuitry and provide application firmware and source code for examination and modification.

The boards support a variety of features, including LEDs, temperature sensors, switches, speakers, RS-232 interfaces, LCD displays, potentiometers and additional EEPROM memory.

The demonstration and development boards can be used in teaching environments, for prototyping custom circuits and for learning about various microcontroller applications.

In addition to the PICDEM<sup>™</sup> and dsPICDEM<sup>™</sup> demonstration/development board series of circuits, Microchip has a line of evaluation kits and demonstration software for analog filter design, KEELOQ<sup>®</sup> security ICs, CAN, IrDA<sup>®</sup>, PowerSmart battery management, SEEVAL<sup>®</sup> evaluation system, Sigma-Delta ADC, flow rate sensing, plus many more.

Also available are starter kits that contain everything needed to experience the specified device. This usually includes a single application and debug capability, all on one board.

Check the Microchip webpage (www.microchip.com) for the complete list of demonstration, development and evaluation kits.

# 30.12 Third-Party Development Tools

Microchip also offers a great collection of tools from third-party vendors. These tools are carefully selected to offer good value and unique functionality.

- Device Programmers and Gang Programmers from companies, such as SoftLog and CCS
- Software Tools from companies, such as Gimpel and Trace Systems
- Protocol Analyzers from companies, such as Saleae and Total Phase
- Demonstration Boards from companies, such as MikroElektronika, Digilent<sup>®</sup> and Olimex
- Embedded Ethernet Solutions from companies, such as EZ Web Lynx, WIZnet and IPLogika<sup>®</sup>

# 31.0 ELECTRICAL CHARACTERISTICS

This section provides an overview of the dsPIC33CK64MP105 family electrical characteristics. Additional information will be provided in future revisions of this document as it becomes available.

Absolute maximum ratings for the dsPIC33CK64MP105 family are listed below. Exposure to these maximum rating conditions for extended periods may affect device reliability. Functional operation of the device at these, or any other conditions above the parameters indicated in the operation listings of this specification, is not implied.

# Absolute Maximum Ratings<sup>(1)</sup>

| Ambient temperature under bias<br>Storage temperature  | 40°C to +125°C<br>65°C to +150°C |
|--|----------------------------------|
| Voltage on VDD with respect to Vss   |                                  |
| Voltage on any pin that is not 5V tolerant with respect to Vss <sup>(3)</sup>                            | 0.3V to (VDD + 0.3V)             |
| Voltage on any 5V tolerant pin with respect to Vss <sup>(3)</sup>  | 0.3V to +5.5V                    |
| Maximum current out of Vss pins  | 300 mA                           |
| Maximum current into Vod pins <sup>(2)</sup>   | 300 mA                           |
| Maximum current sunk/sourced by any regular I/O pin  | 15 mA                            |
| Maximum current sunk/sourced by an I/O pin with increased current drive strength (RB1, RC8, RC9 and RD8) | 25 mA                            |
| Maximum current sunk by a group of I/Os between two Vss pins <sup>(4)</sup>                              | 75 mA                            |
| Maximum current sourced by a group of I/Os between two VDD pins <sup>(4)</sup>                           | 75 mA                            |
| Maximum current sunk by all I/Os <sup>(2,5)</sup>  | 200 mA                           |
| Maximum current sourced by all I/Os <sup>(2,5)</sup>   | 200 mA                           |

**Note 1:** Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those, or any other conditions above those indicated in the operation listings of this specification, is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

- 2: Maximum allowable current is a function of device maximum power dissipation (see Table 31-2).
- 3: See the "Pin Diagrams" section for the 5V tolerant pins.
- 4: Not applicable to AVDD and AVss pins.

5: For 28-pin packages, the maximum current sunk/sourced by all I/Os is limited by 150 mA.

#### 31.1 **DC Characteristics**

#### TABLE 31-1: dsPIC33CK64MP105 FAMILY OPERATING CONDITIONS

| VDD Range    | Temperature Range | Maximum CPU Clock Frequency |  |  |
|--------------|-------------------|-----------------------------|--|--|
| 3.0V to 3.6V | -40°C to +125°C   | 100 MHz                     |  |  |

#### TABLE 31-2: THERMAL OPERATING CONDITIONS

| Rating  | Symbol | Min.               | Max.    | Unit |
|---|--------|--------------------|---------|------|
| Industrial Temperature Devices  |        |                    |         |      |
| Operating Junction Temperature Range  | TJ     | -40                | +125    | °C   |
| Operating Ambient Temperature Range   | TA     | -40                | +85     | °C   |
| Extended Temperature Devices  |        |                    |         |      |
| Operating Junction Temperature Range  | TJ     | -40                | +140    | °C   |
| Operating Ambient Temperature Range   | TA     | -40                | +125    | °C   |
| Power Dissipation:<br>Internal Chip Power Dissipation:<br>$PINT = VDD x (IDD - \Sigma IOH)$ | PD     | Pint + Pi/o        |         | W    |
| I/O Pin Power Dissipation:<br>I/O = $\Sigma$ ({VDD - VOH} x IOH) + $\Sigma$ (VOL x IOL)     |        |                    |         |      |
| Maximum Allowed Power Dissipation   | Pdmax  | (TJ – <sup>-</sup> | ΓΑ)/θЈΑ | W    |

#### TABLE 31-3: PACKAGE THERMAL RESISTANCE<sup>(1)</sup>

| Package             | Symbol | Тур.  | Unit |
|---------------------|--------|-------|------|
| 48-Pin TQFP 7x7 mm  | θJA    | 62.76 | °C/W |
| 48-Pin UQFN 6x6 mm  | θJA    | 27.6  | °C/W |
| 36-Pin UQFN 5x5 mm  | θJA    | 29.2  | °C/W |
| 28-Pin UQFN 6x6 mm  | θJA    | 22.41 | °C/W |
| 28-Pin UQFN 4x4 mm  | θJA    | 26.0  | °C/W |
| 28-Pin SSOP 5.30 mm | θJA    | 52.84 | °C/W |

**Note 1:** Junction to ambient thermal resistance, Theta-JA ( $\theta$ JA) numbers are achieved by package simulations.

#### TABLE 31-4: OPERATING VOLTAGE SPECIFICATIONS

#### **Operating Conditions (unless otherwise stated):** -40°C < TA < +85°C for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended Param Symbol Characteristic Units Conditions Min. Max. No. Vdd DC10 Supply Voltage 3.0 3.6 V DC16 VPOR V VDD Start Voltage Vss to Ensure Internal Power-on Reset Signal DC17 SVDD VDD Rise Rate 0.03 0V-3V in 100 ms \_\_\_\_ V/ms to Ensure Internal Power-on Reset Signal BO10 VBOR<sup>(1)</sup> BOR Event on VDD Transition High-to-Low 2.65 2.95 V

Note 1: Device is functional at VBORMIN < VDD < VDDMIN. Analog modules (ADC and comparators) may have degraded performance. The VBOR parameter is for design guidance only and is not tested in manufacturing.

| Parameter No. | Тур. <sup>(1)</sup> | Max. | Units |        |       | Conditions   |  |
|---------------|---------------------|------|-------|--------|-------|--|--|
| DC20          | 5.5                 | 6.7  | mA    | -40°C  |       |  |  |
|               | 5.6                 | 6.9  | mA    | +25°C  | 3.3V  | 10 MIPS (N = 1, N2 = 5, N3 = 2,  |  |
|               | 6.3                 | 9.5  | mA    | +85°C  | 3.3V  | M = 50, Fvco = 400 MHz,<br>Fpllo = 40 MHz)                                       |  |
|               | 8.5                 | 18.0 | mA    | +125°C |       |  |  |
| DC21          | 7.5                 | 11.0 | mA    | -40°C  |       |  |  |
|               | 7.6                 | 9.1  | mA    | +25°C  | 3.3V  | 20 MIPS (N = 1, N2 = 5, N3 = 1,<br>M = 60, Fvco = 480 MHz,                       |  |
|               | 8.3                 | 11.7 | mA    | +85°C  | 5.50  | $F_{PLLO} = 280 \text{ MHz}$   |  |
|               | 10.5                | 20.2 | mA    | +125°C |       | ,  |  |
| DC22          | 10.7                | 15.8 | mA    | -40°C  |       |  |  |
|               | 10.8                | 12.7 | mA    | +25°C  | 3.3V  | 40 MIPS (N = 1, N2 = 3, N3 = 1,<br>M = 60, Fvco = 480 MHz,<br>FPLL0 = 160 MHz)   |  |
|               | 11.6                | 15.3 | mA    | +85°C  |       |  |  |
|               | 13.9                | 23.8 | mA    | +125°C |       |  |  |
| DC23          | 16.6                | 25.8 | mA    | -40°C  |       |  |  |
|               | 16.9                | 19.4 | mA    | +25°C  | 3.3V  | 70 MIPS (N = 1, N2 = 2, N3 = 1<br>M = 70, Fvco = 560 MHz,<br>FPLLO = 280 MHz)    |  |
|               | 17.7                | 22.0 | mA    | +85°C  | 3.3V  |  |  |
|               | 20.0                | 30.4 | mA    | +125°C |       | ,  |  |
| DC24          | 21.1                | 32.7 | mA    | -40°C  |       |  |  |
|               | 21.4                | 24.5 | mA    | +25°C  | 3.3V  | 90 MIPS (N = 1, N2 = 2, N3 = 1,<br>M = 90, Fvco = 720 MHz,                       |  |
|               | 22.1                | 27.0 | mA    | +85°C  | 3.3V  | FPLLO = 360  MHz   |  |
|               | 23.9                | 34.5 | mA    | +125°C |       |  |  |
| DC25          | 20.7                | 33.9 | mA    | -40°C  |       |  |  |
|               | 21.0                | 24.1 | mA    | +25°C  | 2 21/ | 100 MIPS (N = 1, N2 = 1, N = 50, EV(2) = 400 MHz |  |
|               | 21.4                | 26.2 | mA    | +85°C  | 3.3V  | N3 = 1, M = 50, Fvco = 400 MHz,<br>FPLLO = 400 MHz)                              |  |
|               | 23.7                | 35.0 | mA    | +125°C | 1     |  |  |

## TABLE 31-5: OPERATING CURRENT (IDD)<sup>(2)</sup>

**Note 1:** Data in the "Typ." column are for design guidance only and are not tested.

2: Base run current (IDD) is measured as follows:

- · Oscillator is switched to EC+PLL mode in software
- OSC1 pin is driven with external 8 MHz square wave with levels from 0.3V to VDD 0.3V
- OSC2 pin is configured as an I/O in the Configuration Words (OSCIOFCN (FOSC[2]) = 0)
- FSCM is disabled (FCKSM[1:0] (FOSC[7:6]) = 01)
- Watchdog Timer is disabled (FWDTEN (FWDT[15]) = 0)
- · All I/O pins (except OSC1) are configured as outputs and driving low
- No peripheral modules are operating or being clocked (defined PMDx bits are all '1's)
- JTAG is disabled (JTAGEN (FICD[5]) = 0)
- NOP instructions are executed

| Parameter No. | Тур. <sup>(1)</sup> | Max. | ax. Units | Conditions |       |   |  |  |
|---------------|---------------------|------|-----------|------------|-------|---|--|--|
| DC30          | 4.5                 | 6.5  | mA        | -40°C      |       |   |  |  |
|               | 4.5                 | 5.8  | mA        | +25°C      | 2.21/ | 10 MIPS (N = 1, N2 = 5, N3 = 2,<br>M = 50, Fvco = 400 MHz,  |  |  |
|               | 5.3                 | 8.7  | mA        | +85°C      | 3.3V  | M = 50, FVC0 = 400 MHz,<br>FPLLO = 40 MHz)                  |  |  |
|               | 7.5                 | 17.6 | mA        | +125°C     |       |   |  |  |
| DC31          | 5.1                 | 7.8  | mA        | -40°C      |       |   |  |  |
|               | 5.2                 | 6.5  | mA        | +25°C      | 3.3V  | 20 MIPS (N = 1, N2 = 5, N3 = 1,<br>M = 50, Fvco = 400 MHz,  |  |  |
|               | 5.9                 | 9.7  | mA        | +85°C      | 3.3V  | $F_{PLLO} = 80 \text{ MHz}$                                 |  |  |
|               | 8.1                 | 18.3 | mA        | +125°C     |       |   |  |  |
| DC32          | 6.7                 | 9.2  | mA        | -40°C      |       |   |  |  |
|               | 6.8                 | 8.1  | mA        | +25°C      | 3.3V  | 40 MIPS (N = 1, N2 = 3, N3 = 1,<br>M = 60, Fvco = 480 MHz,  |  |  |
|               | 7.4                 | 12.5 | mA        | +85°C      |       | FPLLO = 160  MHz  |  |  |
|               | 9.7                 | 19.8 | mA        | +125°C     |       | ,   |  |  |
| DC33          | 8.9                 | 12.5 | mA        | -40°C      |       |   |  |  |
|               | 9.0                 | 10.5 | mA        | +25°C      | 3.3V  | 70 MIPS (N = 1, N2 = 2, N3 = 1,<br>M = 70, Fvco = 560 MHz,  |  |  |
|               | 9.6                 | 16.0 | mA        | +85°C      | 3.3V  | FPLLO = 280  MHz  |  |  |
|               | 11.8                | 23.3 | mA        | +125°C     |       |   |  |  |
| DC34          | 10.6                | 16.6 | mA        | -40°C      |       |   |  |  |
|               | 10.8                | 12.5 | mA        | +25°C      | 3.3V  | 90 MIPS (N = 1, N2 = 2, N3 = 1,<br>M = 90, Fvco = 720 MHz,  |  |  |
|               | 11.4                | 18.4 | mA        | +85°C      | 3.3V  | FPLLO = 360  MHz  |  |  |
|               | 13.7                | 26.1 | mA        | +125°C     |       |   |  |  |
| DC35          | 10.2                | 15.3 | mA        | -40°C      |       |   |  |  |
|               | 10.3                | 12.0 | mA        | +25°C      | 3.3V  | 100 MIPS (N = 1, N2 = 1, N3 = 1,<br>M = 50, Fvco = 400 MHz, |  |  |
|               | 10.9                | 17.5 | mA        | +85°C      | 3.3V  | M = 50, FVCO = 400 MHz,<br>FPLLO = 400 MHz)                 |  |  |
|               | 13.2                | 25.2 | mA        | +125°C     |       |   |  |  |

# TABLE 31-6: IDLE CURRENT (IIDLE)<sup>(2)</sup>

**Note 1:** Data in the "Typ." column are for design guidance only and are not tested.

2: Base Idle current (IIDLE) is measured as follows:

- · Oscillator is switched to EC+PLL mode in software
- + OSC1 pin is driven with external 8 MHz square wave with levels from 0.3V to VDD 0.3V
- OSC2 is configured as an I/O in the Configuration Words (OSCIOFCN (FOSC[2]) = 0)
- FSCM is disabled (FCKSM[1:0] (FOSC[7:6]) = 01)
- Watchdog Timer is disabled (FWDTEN (FWDT[15]) = 0)
- All I/O pins (except OSC1) are configured as outputs and driving low
- No peripheral modules are operating or being clocked (defined PMDx bits are all '1's)
- JTAG is disabled (JTAGEN (FICD[5]) = 0)
- NOP instructions are executed
| Parameter No.       | Тур. <sup>(1)</sup> | Max. | Units | Conditions |      |                         |  |
|---------------------|---------------------|------|-------|------------|------|-------------------------|--|
| DC40 <sup>(3)</sup> | 0.3                 | 0.7  | mA    | -40°C      |      |                         |  |
|                     | 0.5                 | 1.3  | mA    | +25°C      | 3.3V | VREGS bit (RCON[8]) = 0 |  |
|                     | 1.5                 | 4.7  | mA    | +85°C      |      |                         |  |
| DC41                | 0.9                 |      | mA    | -40°C      |      |                         |  |
|                     | 1.1                 |      | mA    | +25°C      | 3.3V | VREGS bit (RCON[8]) = 1 |  |
|                     | 2.3                 |      | mA    | +85°C      | 5.5V |                         |  |
|                     | 4.7                 | 13.9 | mA    | +125°C     |      |                         |  |

# TABLE 31-7: POWER-DOWN CURRENT (IPD)<sup>(2)</sup>

**Note 1:** Data in the "Typ." column are for design guidance only and are not tested.

- 2: Base Sleep current (IPD) is measured with:
  - OSC1 pin is driven with external 8 MHz square wave with levels from 0.3V to VDD 0.3V
  - OSC2 is configured as an I/O in the Configuration Words (OSCIOFCN (FOSC[2]) = 0)
  - Low-Power mode for the regulators is enabled (LPWREN (VREGCON[15]) = 1)
  - FSCM is disabled (FCKSM[1:0] (FOSC[7:6]) = 01)
  - Watchdog Timer is disabled (FWDTEN (FWDT[15]) = 0)
  - All I/O pins (except OSC1) are configured as outputs and driving low
  - No peripheral modules are operating or being clocked (defined PMDx bits are all '1's)
  - JTAG is disabled (JTAGEN (FICD[5]) = 0)
- **3:** The Regulator Standby mode, when the VREGS bit = 0, is operational only in industrial temperature range:  $-40^{\circ}C \le TA \le +85^{\circ}C$ .

| Parameter No. | Тур. <sup>(1)</sup> | Doze<br>Ratio | Units | Conditions |        |   |  |
|---------------|---------------------|---------------|-------|------------|--------|---|--|
| DC70          | 13.4                | 1:2           | mA    | -40°C      |        |   |  |
|               | 9.1                 | 1:128         | mA    | -40 C      |        |   |  |
|               | 13.6                | 1:2           | mA    | 1.25°C     |        |   |  |
|               | 9.2                 | 1:128         | mA    | +25°C      | 3.3V   | 70 MIPS (N = 1, N2 = 2, N3 = 1, $M = 70$ Figure 560 MHz     |  |
|               | 14.1                | 1:2           | mA    | +85°C      | 3.3V   | M = 70, Fvco = 560 MHz,<br>FPLLO = 280 MHz)                 |  |
|               | 9.9                 | 1:128         | mA    | +05 C      |        |   |  |
|               | 16.4                | 1:2           | mA    | +125°C     |        |   |  |
|               | 12.1                | 1:128         | mA    | +125 C     |        |   |  |
| DC71          | 16.6                | 1:2           | mA    | -40°C      |        |   |  |
|               | 10.5                | 1:128         | mA    | -40 C      |        |   |  |
|               | 16.9                | 1:2           | mA    | +25°C      |        |   |  |
|               | 10.6                | 1:128         | mA    | +25 C      | - 3.3V | 100 MIPS (N = 1, N2 = 1, N3 = 1,<br>M = 50, Fvco = 400 MHz, |  |
|               | 17.2                | 1:2           | mA    | +85°C      |        | FPLLO = 400  MHz  |  |
|               | 11.3                | 1:128         | mA    | +05 C      |        |   |  |
|               | 19.5                | 1:2           | mA    | +125°C     |        |   |  |
|               | 13.5                | 1:128         | mA    | +120 C     |        |   |  |

# TABLE 31-8: DOZE CURRENT (IDOZE)

**Note 1:** Data in the "Typ." column are for design guidance only and are not tested.

| Parameter No. | Тур. | Units | Conditions |       |
|---------------|------|-------|------------|-------|
| DC61          | 1    | μA    | -40°C      |       |
|               | 2    | μA    | +25°C      | 2.21/ |
|               | 4    | μA    | +85°C      | 3.3V  |
|               | 11   | μA    | +125°C     |       |

# TABLE 31-9: WATCHDOG TIMER DELTA CURRENT (△IwDT)<sup>(1)</sup>

**Note 1:** The  $\triangle$ IWDT current is the additional current consumed when the module is enabled. This current should be added to the base IPD current. All parameters are for design guidance only and are not tested.

| Parameter No. | Тур. | Max. | Units | Conditions |       |                                 |  |  |  |
|---------------|------|------|-------|------------|-------|---------------------------------|--|--|--|
| DC100         | 5.96 | 6.6  | mA    | -40°C      |       | PWM Output Frequency = 500 kHz, |  |  |  |
|               | 5.99 | 6.7  | mA    | +25°C      | 2 2)/ | PWM Input (AFPLLO = 500 MHz)    |  |  |  |
|               | 5.92 | 6.9  | mA    | +85°C      | 3.3V  | (AVCO = 1000 MHz, PLLFBD = 125, |  |  |  |
|               | 5.47 | 7    | mA    | +125°C     |       | APLLDIV1 = 2)                   |  |  |  |
| DC101         | 4.89 | 5.4  | mA    | -40°C      |       | PWM Output Frequency = 500 kHz, |  |  |  |
|               | 4.91 | 5.5  | mA    | +25°C      | 3.3V  | PWM Input (AFPLLO = 400 MHz),   |  |  |  |
|               | 4.85 | 5.7  | mA    | +85°C      | 3.3V  | (AVCO = 400 MHz, PLLFBD = 50,   |  |  |  |
|               | 4.42 | 5.7  | mA    | +125°C     |       | APLLDIV1 = 1)                   |  |  |  |
| DC102         | 2.77 | 3.7  | mA    | -40°C      |       | PWM Output Frequency = 500 kHz, |  |  |  |
|               | 2.75 | 3.7  | mA    | +25°C      | 3.3V  | PWM Input (AFPLLO = 200 MHz),   |  |  |  |
|               | 2.7  | 3.7  | mA    | +85°C      | 5.5V  | (AVCO = 400 MHz, PLLFBD = 50,   |  |  |  |
|               | 2.26 | 3.7  | mA    | +125°C     |       | APLLDIV1 = 2)                   |  |  |  |
| DC103         | 1.67 | 2    | mA    | -40°C      |       | PWM Output Frequency = 500 kHz, |  |  |  |
|               | 1.66 | 2.2  | mA    | +25°C      | 3.3V  | PWM Input (AFPLLO = 100 MHz),   |  |  |  |
|               | 1.63 | 2.3  | mA    | +85°C      | 3.3V  | (AVCO = 400 MHz, PLLFBD = 50,   |  |  |  |
|               | 1.17 | 2.3  | mA    | +125°C     |       | APLLDIV1 = 4)                   |  |  |  |

# TABLE 31-10: PWM DELTA CURRENT<sup>(1)</sup>

**Note 1:** APLL current is not included. The APLL current will be the same if more than one PWM is running. Listed delta currents are for only one PWM instance when HREN = 0 (PGxCONL[7]). All parameters are characterized but not tested during manufacturing.

| Parameter No. | Тур. | Max. | Units |        |      | Conditions <sup>(1)</sup>                           |
|---------------|------|------|-------|--------|------|---|
| DC110         | 5.93 | 6.6  | mA    | -40°C  |      |   |
|               | 5.95 | 7    | mA    | +25°C  | 3.3V | AFPLLO = 500 MHz<br>(AVCO = 1000 MHz, PLLFBD = 125, |
|               | 6.15 | 7.6  | mA    | +85°C  | 3.3V | APLLDIV1 = 2)                                       |
|               | 7.15 | 9    | mA    | +125°C |      | ,   |
| DC111         | 2.72 | 3.3  | mA    | -40°C  |      |   |
|               | 2.74 | 3.7  | mA    | +25°C  | 3.3V | AFPLLO = 400 MHz<br>(AVCO = 400 MHz, PLLFBD = 50,   |
|               | 2.92 | 4.3  | mA    | +85°C  | 5.50 | AVCO = 400 Mil2, FEEFBD = 30,<br>APLLDIV1 = 1)      |
|               | 3.87 | 5.6  | mA    | +125°C |      |   |
| DC112         | 1.39 | 2.7  | mA    | -40°C  |      |   |
|               | 1.49 | 2.7  | mA    | +25°C  | 3.3V | $AF_{PLLO} = 200 \text{ MHz}$                       |
|               | 1.65 | 3    | mA    | +85°C  | 3.3V | (AVCO = 400 MHz, PLLFBD = 50,<br>APLLDIV1 = 2)      |
|               | 2.6  | 4.4  | mA    | +125°C |      |   |
| DC113         | 0.79 | 1.1  | mA    | -40°C  |      |   |
|               | 0.84 | 1.4  | mA    | +25°C  | 3.3V | $AF_{PLLO} = 100 \text{ MHz}$                       |
|               | 0.96 | 2.3  | mA    | +85°C  | 5.30 | (AVCO = 400 MHz, PLLFBD = 50,<br>APLLDIV1 = 4)      |
|               | 1.93 | 3.6  | mA    | +125°C |      |   |

# TABLE 31-11: APLL DELTA CURRENT

**Note 1:** The APLL current will be the same if more than one PWM or DAC is run to the APLL clock. All parameters are characterized but not tested during manufacturing.

# TABLE 31-12: ADC DELTA CURRENT<sup>(1)</sup>

| Parameter No. | Тур. | Max. | Units | Conditions |      |                            |  |  |
|---------------|------|------|-------|------------|------|----------------------------|--|--|
| DC120         | 3.61 | 4    | mA    | -40°C      |      |                            |  |  |
|               | 3.68 | 4.1  | mA    | +25°C      | 3.3V | TAD = 14.3 ns              |  |  |
|               | 3.69 | 4.2  | mA    | +85°C      | 3.3V | (3.5 Msps conversion rate) |  |  |
|               | 3.89 | 4.6  | mA    | +125°C     |      |                            |  |  |

**Note 1:** Shared core continuous conversion. TAD = 14.3 nS (3.5 Msps conversion rate). Listed delta currents are for only one ADC core. All parameters are characterized but not tested during manufacturing.

| Parameter No. | Тур. | Max. | Units | Conditions |      |                                 |  |  |
|---------------|------|------|-------|------------|------|---------------------------------|--|--|
| DC130         | 1.2  | 1.35 | mA    | -40°C      |      |                                 |  |  |
|               | 1.23 | 1.65 | mA    | +25°C      | 3.3V |                                 |  |  |
|               | 1.23 | 1.65 | mA    | +85°C      | 3.3V | AFpllo @ 500 MHz <sup>(1)</sup> |  |  |
|               | 1.24 | 1.65 | mA    | +125°C     |      |                                 |  |  |

# TABLE 31-13: COMPARATOR + DAC DELTA CURRENT

**Note 1:** APLL current is not included. Listed delta currents are for only one comparator + DAC instance. All parameters are characterized but not tested during manufacturing.

# TABLE 31-14: OP AMP DELTA CURRENT<sup>(1)</sup>

| Parameter No. | Тур. | Max. | Units | Conditions |      |
|---------------|------|------|-------|------------|------|
| DC140         | 0.25 | 1    | mA    | -40°C      |      |
|               | 0.27 | 1.1  | mA    | +25°C      | 3.3V |
|               | 0.32 | 1.4  | mA    | +85°C      | 3.3V |
|               | 0.46 | 1.7  | mA    | +125°C     |      |

**Note 1:** Listed delta currents are for only one op amp instance. All parameters are characterized but not tested during manufacturing.

# TABLE 31-15: I/O PIN INPUT SPECIFICATIONS

| Operating Conditions (unless otherwise stated): |
|---|
|   |

 $3.0V \leq V\text{DD} \leq 3.6\text{V},$ -40°C  $\leq$  TA  $\leq$  +85°C for Industrial

| -40°C ≤      | Ta ≤ +125 | °C for Extended   |         |         |       |                        |
|--------------|-----------|---|---------|---------|-------|------------------------|
| Param<br>No. | Symbol    | Characteristic  | Min.    | Max.    | Units | Conditions             |
| DI10         | VIL       | Input Low-Level Voltage                                       |         |         |       |                        |
|              |           | Any I/O Pin and MCLR  | Vss     | 0.2 VDD | V     |                        |
|              |           | I/O Pins with SDAx, SCLx                                      | Vss     | 0.3 VDD | V     | SMBus disabled         |
|              |           | I/O Pins with SDAx, SCLx                                      | Vss     | 0.8     | V     | SMBus enabled          |
|              |           | I/O Pins with SDAx, SCLx                                      | Vss     | 0.8     | V     | SMBus 3.0 enabled      |
| DI20         | Viн       | Input High-Level Voltage <sup>(1)</sup>                       |         |         |       |                        |
|              |           | I/O Pins Not 5V Tolerant                                      | 0.8 Vdd | Vdd     | V     |                        |
|              |           | I/O Pins 5V Tolerant and MCLR                                 | 0.8 Vdd | 5.5     | V     |                        |
|              |           | I/O Pins 5V Tolerant with SDAx, SCLx                          | 0.8 Vdd | 5.5     | V     | SMBus disabled         |
|              |           | I/O Pins 5V Tolerant with SDAx, SCLx                          | 2.1     | 5.5     | V     | SMBus enabled          |
|              |           | I/O Pins 5V Tolerant with SDAx, SCLx                          | 1.35    | Vdd     | V     | SMBus 3.0 enabled      |
|              |           | I/O Pins Not 5V Tolerant with SDAx, SCLx                      | 0.8 Vdd | Vdd     | V     | SMBus disabled         |
|              |           | I/O Pins Not 5V Tolerant with SDAx, SCLx                      | 2.1     | Vdd     | V     | SMBus enabled          |
|              |           | I/O Pins Not 5V Tolerant with SDAx, SCLx                      | 1.35    | Vdd     | V     | SMBus 3.0 enabled      |
| DI30         | ICNPU     | Input Current with Pull-up Resistor<br>Enabled <sup>(2)</sup> | 175     | 545     | μA    | VDD = 3.3V, VPIN = VSS |
| DI31         | ICNPD     | Input Current with Pull-Down Resistor Enabled <sup>(2)</sup>  | 65      | 360     | μA    | VDD = 3.3V, VPIN = VDD |
| DI50         | lı∟       | Input Leakage Current   | -1      | —       | μA    | VPIN = VSS             |
|              |           | I/O Pins and MCLR Pin   | —       | 1       | μA    | VPIN = VDD             |

Note 1: See the "Pin Diagrams" section for the 5V tolerant I/O pins.

2: Characterized but not tested.

# TABLE 31-16: I/O PIN INPUT INJECTION CURRENT SPECIFICATIONS

| 3.0V ≤ \<br>-40°C ≤ | Operating Conditions (unless otherwise stated): $3.0V \le VDD \le 3.6V$ , $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended |  |                    |                       |       |  |  |  |  |
|---------------------|--|--|--------------------|-----------------------|-------|--|--|--|--|
| Param<br>No.        | Symbol   | Characteristic   | Min.               | Max.                  | Units | Conditions   |  |  |  |
| DI60a               | licl   | Input Low Injection Current  | 0                  | -5 <sup>(1,4)</sup>   | mA    | This parameter applies to all pins   |  |  |  |
| DI60b               | Іісн   | Input High Injection Current                                       | 0                  | +5 <sup>(2,3,4)</sup> | mA    | This parameter applies to all pins,<br>except all 5V tolerant pins and<br>SOSCI  |  |  |  |
| D160c               | ∑lict  | Total Input Injection Current<br>(sum of all I/O and control pins) | -20 <sup>(5)</sup> | +20 <sup>(5)</sup>    | mA    | Absolute instantaneous sum of all ± input injection currents from all I/O pins $\Sigma$ (   IICL   +   IICH   ) $\leq \Sigma$ IICT |  |  |  |

**Note 1:** VIL Source < (Vss - 0.3).

- 2: VIH Source > (VDD + 0.3) for non-5V tolerant pins only.
- **3:** 5V tolerant pins do not have an internal high-side diode to VDD, and therefore, cannot tolerate any "positive" input injection current.
- 4: Injection currents can affect the ADC results.
- 5: Any number and/or combination of I/O pins, not excluded under IICL or IICH conditions, are permitted in the sum.

# TABLE 31-17: I/O PIN OUTPUT SPECIFICATIONS

| 3.0V ≤ V<br>-40°C ≤ 1 | DD ≤ 3.6V,<br>TA ≤ +85°C f | ns (unless otherwise stated):<br>or Industrial<br>for Extended |                     |       |                               |
|-----------------------|----------------------------|--|---------------------|-------|-------------------------------|
| Param.                | Symbol                     | Characteristic   | Тур. <sup>(1)</sup> | Units | Conditions                    |
| DO10                  | Vol                        | Sink Driver Voltage  | 0.2                 | V     | ISINK = 3.0 mA, VDD = 3.3V    |
|                       |                            |  | 0.4                 | V     | ISINK = 6.0 mA, VDD = 3.3V    |
|                       |                            |  | 0.6                 | V     | ISINK = 9.0 mA, VDD = 3.3V    |
|                       |                            | Sink Driver Voltage<br>for RB1, RC8, RC9 and RD8 pins          | 0.25                | V     | ISINK = 6.0 mA, VDD = 3.3V    |
|                       |                            |  | 0.5                 | V     | ISINK = 12.0 mA, VDD = 3.3V   |
|                       |                            |  | 0.75                | V     | ISINK = 18.0 mA, VDD = 3.3V   |
| DO20                  | Voн                        | Source Driver Voltage  | 3.1                 | V     | ISOURCE = 3.0 mA, VDD = 3.3V  |
|                       |                            |  | 2.9                 | V     | ISOURCE = 6.0 mA, VDD = 3.3V  |
|                       |                            |  | 2.7                 | V     | ISOURCE = 9.0 mA, VDD = 3.3V  |
|                       |                            | Source Driver Voltage  | 3.1                 | V     | ISOURCE = 6.0 mA, VDD = 3.3V  |
|                       |                            | for RB1, RC8, RC9 and RD8 pins                                 | 2.8                 | V     | ISOURCE = 12.0 mA, VDD = 3.3V |
|                       |                            |  | 2.6                 | V     | ISOURCE = 18.0 mA, VDD = 3.3V |

**Note 1:** Data in the "Typ." column are at 3.3V, +25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

# TABLE 31-18: PROGRAM FLASH MEMORY SPECIFICATIONS

| $\begin{array}{l} \textbf{Operating Conditions (unless otherwise stated):} \\ 3.0V \leq V_{DD} \leq 3.6V, \\ -40^{\circ}C \leq TA \leq +85^{\circ}C \text{ for Industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \text{ for Extended} \end{array}$ |                                       |  |            |      |      |                                 |  |  |  |
|---|---------------------------------------|--|------------|------|------|---------------------------------|--|--|--|
| Param<br>No.  | Symbol Characteristic Min. Max. Units |  | Conditions |      |      |                                 |  |  |  |
|   |                                       | Program Flash Memory                       |            |      |      |                                 |  |  |  |
| D130  | Ер                                    | Cell Endurance                             | 10,000     | _    | E/W  |                                 |  |  |  |
| D134  | TRETD                                 | Characteristic Retention                   | 20         | _    | Year |                                 |  |  |  |
| D137a   | TPE                                   | Self-Timed Page Erase Time                 | —          | 20   | ms   |                                 |  |  |  |
| D137b   | TCE                                   | Self-Timed Chip Erase Time                 |            | 20   | ms   |                                 |  |  |  |
| D138a   | Tww                                   | Self-Timed Double-Word Write<br>Cycle Time | —          | 20   | μs   | 6 bytes, data is not all '1's   |  |  |  |
| D138b   | Trw                                   | Self-Timed Row Write Cycle Time            | —          | 1.28 | ms   | 384 bytes, data is not all '1's |  |  |  |

# 31.2 AC Characteristics and Timing Parameters



# FIGURE 31-1: LOAD CONDITIONS FOR I/O SPECIFICATIONS





# TABLE 31-19: I/O TIMING REQUIREMENTS

| Operating Conditions (unless otherwise stated):<br>$3.0V \le VDD \le 3.6V$ ,<br>$-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial<br>$-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended |        |                                      |      |      |       |  |  |  |
|---|--------|--------------------------------------|------|------|-------|--|--|--|
| Param<br>No.  | Symbol | Characteristic                       | Min. | Max. | Units |  |  |  |
| DO31  | TioR   | Port Output Rise Time <sup>(1)</sup> |      | 10   | ns    |  |  |  |
| DO32  | TIOF   | Port Output Fall Time <sup>(1)</sup> | _    | 10   | ns    |  |  |  |
| DI35  | TINP   | INTx Input Pins High or Low Time     | 20   | _    | ns    |  |  |  |
| DI40  | Trbp   | I/O and CNx Inputs High or Low Time  | 2    | —    | TCY   |  |  |  |

**Note 1:** This parameter is characterized but not tested in manufacturing.

# dsPIC33CK64MP105 FAMILY

# FIGURE 31-3: EXTERNAL CLOCK TIMING



# TABLE 31-20: EXTERNAL CLOCK TIMING REQUIREMENTS

| 3.0V ≤ V<br>-40°C ≤ 1 | $\begin{array}{l} \textbf{Operating Conditions (unless otherwise stated):} \\ 3.0V \leq VDD \leq 3.6V, \\ -40^{\circ}C \leq TA \leq +85^{\circ}C \text{ for Industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \text{ for Extended} \end{array}$ |   |             |             |       |            |  |  |  |  |
|-----------------------|--|---|-------------|-------------|-------|------------|--|--|--|--|
| Param<br>No.          | Sym  | Characteristic  | Min.        | Max.        | Units | Conditions |  |  |  |  |
| OS10                  | Fin  | External CLKI Frequency                                   | DC          | 64          | MHz   | EC         |  |  |  |  |
|                       |  | Oscillator Crystal Frequency                              | 3.5         | 10          | MHz   | XT         |  |  |  |  |
|                       |  |   | 10          | 32          | MHz   | HS         |  |  |  |  |
| OS30                  | TosL,<br>TosH  | External Clock in (OSCI) High or<br>Low Time              | 0.45 x OS10 | 0.55 x OS10 | ns    | EC         |  |  |  |  |
| OS31                  | TosR,<br>TosF  | External Clock in (OSCI) Rise or Fall Time <sup>(1)</sup> | —           | 10          | ns    | EC         |  |  |  |  |

**Note 1:** This parameter is characterized but not tested in manufacturing.

# TABLE 31-21: PLL CLOCK TIMING SPECIFICATIONS

| $3.0V \le VDD$<br>-40°C $\le$ TA | •      |  |      |         |       |
|----------------------------------|--------|--|------|---------|-------|
| Param<br>No.                     | Symbol | Characteristic   | Min. | Max.    | Units |
| OS50                             | Fplli  | PLL Input Frequency Range                                      | 8    | 64      | MHz   |
| OS51                             | Fpfd   | Phase-Frequency Detector Input Frequency (after first divider) | 8    | Fvco/16 | MHz   |
| OS52                             | Fvco   | VCO Output Frequency   | 400  | 1600    | MHz   |
| OS53                             | TLOCK  | Lock Time for PLL <sup>(1)</sup>                               | _    | 250     | μS    |

Note 1: This parameter is characterized but not tested in manufacturing.

# TABLE 31-22: AUXILIARY PLL CLOCK TIMING SPECIFICATIONS

| $3.0V \le VDC$<br>-40°C $\le$ TA | •      |  |      |         |       |
|----------------------------------|--------|--|------|---------|-------|
| Param<br>No.                     | Symbol | Characteristic   | Min. | Max.    | Units |
| OS60                             | Fplli  | APLL Input Frequency Range                                     | 8    | 64      | MHz   |
| OS61                             | Fpfd   | Phase-Frequency Detector Input Frequency (after first divider) | 8    | Fvco/16 | MHz   |
| OS62                             | Fvco   | VCO Output Frequency   | 400  | 1600    | MHz   |
| OS63                             | TLOCK  | Lock Time for APLL <sup>(1)</sup>                              | —    | 250     | μS    |

Note 1: This parameter is characterized but not tested in manufacturing.

# TABLE 31-23: FRC OSCILLATOR SPECIFICATIONS

| Operating Conditions (unless otherwise stated): $3.0V \le VDD \le 3.6V$ , $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended |        |   |      |                    |     |       |   |  |  |
|--|--------|---|------|--------------------|-----|-------|---|--|--|
| Param<br>No.   | Symbol | Characteristic                              | Min  | Typ <sup>(2)</sup> | Max | Units | Conditions                              |  |  |
| F20  | AFRC   | FRC Accuracy @ 8 MHz <sup>(1)</sup>         | -3.0 | _                  | 3.0 | %     | $-40^\circ C \le T A \le 0^\circ C$     |  |  |
|  |        |   | -1.5 | —                  | 1.5 | %     | $0^{\circ}C \leq TA \leq 85^{\circ}C$   |  |  |
|  |        |   | -2.0 | _                  | 2.0 | %     | $+85^{\circ}C \le TA \le +125^{\circ}C$ |  |  |
| F21  | TFRC   | FRC Oscillator Start-up Time <sup>(3)</sup> | _    | —                  | 15  | μS    |   |  |  |
| F22  | STUNE  | OSCTUN Step-Size                            | _    | 0.05               | _   | %/bit |   |  |  |

**Note 1:** To achieve this accuracy, physical stress applied to the microcontroller package (ex., by flexing the PCB) must be kept to a minimum.

2: Data in the "Typ" column are 3.3V, +25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

3: This parameter is characterized but not tested in manufacturing.

# TABLE 31-24: LPRC OSCILLATOR SPECIFICATIONS

| Operating Conditions (unless otherwise stated):<br>$3.0V \le VDD \le 3.6V$ ,<br>$-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial<br>$-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended |        |  |     |     |       |  |  |  |
|---|--------|--|-----|-----|-------|--|--|--|
| Param<br>No.  | Symbol | Characteristic                               | Min | Мах | Units |  |  |  |
| F30   | Alprc  | LPRC Accuracy @ 32 kHz                       | -25 | 25  | %     |  |  |  |
| F31   | TLPRC  | LPRC Oscillator Start-up Time <sup>(1)</sup> | —   | 50  | μS    |  |  |  |

**Note 1:** This parameter is characterized but not tested in manufacturing.

# TABLE 31-25: BFRC OSCILLATOR SPECIFICATIONS

| $3.0V \le VDD \le$<br>-40°C $\le$ TA $\le$ + | •      |                       |     |     |       |
|--|--------|-----------------------|-----|-----|-------|
| Param<br>No.                                 | Symbol | Characteristic        | Min | Мах | Units |
| F40  | ABFRC  | BFRC Accuracy @ 8 MHz | -17 | 17  | %     |





| 3.0V ≤ V<br>-40°C ≤ | <b>Operating Conditions (unless otherwise stated):</b><br>$3.0V \le V_{DD} \le 3.6V$ ,<br>$-40^{\circ}C \le T_A \le +85^{\circ}C$ for Industrial<br>$-40^{\circ}C \le T_A \le +125^{\circ}C$ for Extended |  |      |                     |      |       |  |  |  |  |
|---------------------|---|--|------|---------------------|------|-------|--|--|--|--|
| Param<br>No.        | Symbol  | Characteristic <sup>(1)</sup>                            | Min. | Тур. <sup>(2)</sup> | Max. | Units |  |  |  |  |
| SY13                | Tioz  | I/O High-Impedance from MCLR Low or Watchdog Timer Reset |      | 1.5                 | _    | μs    |  |  |  |  |
| SY20                | TMCLR   | MCLR Pulse Width (low)                                   | 2    | _                   | _    | μs    |  |  |  |  |
| SY30                | TBOR  | BOR Pulse Width (low)                                    | 1    | _                   | —    | μs    |  |  |  |  |
| SY35                | TFSCM   | Fail-Safe Clock Monitor Delay                            | _    | _                   | 40   | μs    |  |  |  |  |

**Note 1:** These parameters are characterized but not tested in manufacturing.

2: Data in the "Typ." column are at 3.3V, +25°C unless otherwise stated.

# dsPIC33CK64MP105 FAMILY

# FIGURE 31-5: HIGH-SPEED PWMx MODULE TIMING CHARACTERISTICS

# TABLE 31-27: HIGH-SPEED PWMx MODULE TIMING REQUIREMENTS

| <b>Operating Conditions (unless otherwise stated):</b><br>$3.0V \le VDD \le 3.6V$ ,<br>$-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial<br>$-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended |        |                                    |      |      |       |  |  |  |
|--|--------|------------------------------------|------|------|-------|--|--|--|
| Param<br>No.   | Symbol | Characteristic <sup>(1)</sup>      | Min. | Max. | Units |  |  |  |
| MP10   | Fin    | PWM Input Frequency <sup>(2)</sup> |      | 500  | MHz   |  |  |  |
| MP20   | TFD    | Fault Input ↓ to PWMx I/O Change   | —    | 26   | ns    |  |  |  |
| MP30   | Тғн    | Fault Input Pulse Width            | 8    | _    | ns    |  |  |  |

**Note 1:** These parameters are characterized but not tested in manufacturing.

2: Input frequency of 500 MHz must be used for High-Resolution mode.







# TABLE 31-28: SPIX MODULE MASTER MODE TIMING REQUIREMENTS

| Operating Conditions (unless otherwise stated):<br>$3.0V \le VDD \le 3.6V$ ,<br>$-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial<br>$-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended |                       |  |     |     |       |  |  |  |  |
|---|-----------------------|--|-----|-----|-------|--|--|--|--|
| Param.<br>No.   | Symbol                | Characteristics <sup>(1)</sup>             | Min | Мах | Units |  |  |  |  |
| SP10  | TscL, TscH            | SCKx Output Low or High Time               | 15  | _   | ns    |  |  |  |  |
| SP35  | TscH2doV,<br>TscL2doV | SDOx Data Output Valid after SCKx Edge     | _   | 20  | ns    |  |  |  |  |
| SP36  | TDOV2sc,<br>TDOV2scL  | SDOx Data Output Setup to First SCKx Edge  | 3   | —   | ns    |  |  |  |  |
| SP40  | TDIV2sCH,<br>TDIV2sCL | Setup Time of SDIx Data Input to SCKx Edge | 10  |     | ns    |  |  |  |  |
| SP41  | TscH2dlL,<br>TscL2dlL | Hold Time of SDIx Data Input to SCKx Edge  | 15  | _   | ns    |  |  |  |  |

**Note 1:** These parameters are characterized but not tested in manufacturing.

# FIGURE 31-8: SPIX MODULE SLAVE MODE (CKE = 0) TIMING CHARACTERISTICS





# TABLE 31-29: SPIX MODULE SLAVE MODE TIMING REQUIREMENTS

| $3.0V \le VDD$<br>-40°C $\le$ TA | •                     |  |              |     |       |
|----------------------------------|-----------------------|--|--------------|-----|-------|
| Param.No.                        | Symbol                | Characteristics <sup>(1)</sup>   | Min          | Max | Units |
| SP70                             | TscL, TscH            | SCKx Input Low Time or High Time   | 15           |     | ns    |
| SP35                             | TscH2doV,<br>TscL2doV | SDOx Data Output Valid after SCKx Edge   | —            | 20  | ns    |
| SP40                             | TDIV2scH,<br>TDIV2scL | Setup Time of SDIx Data Input to SCKx Edge                                       | 10           | —   | ns    |
| SP41                             | TscH2DIL,<br>TscL2DIL | Hold Time of SDIx Data Input to SCKx Edge  | 15           | —   | ns    |
| SP50                             | TssL2scH,<br>TssL2scL | $\overline{\text{SSx}} \downarrow$ to SCKx $\downarrow$ or SCKx $\uparrow$ Input | 120          | _   | ns    |
| SP51                             | TssH2doZ              | SSx ↑ to SDOx Output High-Impedance  | 8            | 50  | ns    |
| SP52                             | TscH2ssH<br>TscL2ssH  | SSx ↑ after SCKx Edge  | 1.5 Tcy + 40 | _   | ns    |
| SP60                             | TssL2doV              | SDOx Data Output Valid after SSx Edge  | _            | 50  | ns    |

Note 1: These parameters are characterized but not tested in manufacturing.

# dsPIC33CK64MP105 FAMILY







# TABLE 31-30: I2Cx BUS DATA TIMING REQUIREMENTS (MASTER MODE)

 $3.0V \le V$ DD  $\le 3.6V$ ,

 $-40^{\circ}C \le TA \le +85^{\circ}C$  for Industrial

|              | $\leq 1A \leq \pm 1A$ | 25°C for Extende               | u            |                     |      |          |                                    |
|--------------|-----------------------|--------------------------------|--------------|---------------------|------|----------|------------------------------------|
| Param<br>No. | Symbol                | Characte                       | eristics     | Min. <sup>(1)</sup> | Max. | Units    | Conditions                         |
| IM10         | TLO:SCL               | Clock Low Time                 | 100 kHz mode | Tcy * (BRG + 1)     | —    | μs       |                                    |
|              |                       |                                | 400 kHz mode | TCY * (BRG + 1)     | —    | μs       |                                    |
|              |                       |                                | 1 MHz mode   | TCY * (BRG + 1)     | —    | μs       |                                    |
| IM11         | THI:SCL               | Clock High Time                | 100 kHz mode | TCY * (BRG + 1)     | —    | μs       |                                    |
|              |                       |                                | 400 kHz mode | TCY * (BRG + 1)     | —    | μs       |                                    |
|              |                       |                                | 1 MHz mode   | Tcy * (BRG + 1)     | _    | μs       |                                    |
| IM20         | TF:SCL                | SDAx and SCLx                  | 100 kHz mode |                     | 300  | ns       |                                    |
|              |                       | Fall Time                      | 400 kHz mode | 20 x (VDD/5.5V)     | 300  | ns       |                                    |
|              |                       |                                | 1 MHz mode   | 20 x (VDD/5.5V)     | 120  | ns       |                                    |
| IM21         | TR:SCL                | SDAx and SCLx                  | 100 kHz mode |                     | 1000 | ns       |                                    |
|              |                       | Rise Time                      | 400 kHz mode | 20 + 0.1 Св         | 300  | ns       | 1                                  |
|              |                       |                                | 1 MHz mode   | _                   | 120  | ns       | 1                                  |
| IM25         | TSU:DAT               | Data Input                     | 100 kHz mode | 250                 | _    | ns       |                                    |
|              | Setup Time            | 400 kHz mode                   | 100          | _                   | ns   |          |                                    |
|              |                       |                                | 1 MHz mode   | 50                  | _    | ns       |                                    |
| IM26         | THD:DAT               | Data Input                     | 100 kHz mode | 0                   | _    | μs       |                                    |
|              |                       | Hold Time                      | 400 kHz mode | 0                   | 0.9  | μs       | -                                  |
|              |                       |                                | 1 MHz mode   | 0                   | 0.3  | μs       | 1                                  |
| IM30         | Tsu:sta               | Start Condition                | 100 kHz mode | Tcy * (BRG + 1)     | _    | μs       | Only relevant for Repeated         |
|              |                       | Setup Time                     | 400 kHz mode | Tcy * (BRG + 1)     | _    | μs       | Start condition                    |
|              |                       |                                | 1 MHz mode   | TCY * (BRG + 1)     |      | μs       |                                    |
| IM31         | THD:STA               | A Start Condition<br>Hold Time | 100 kHz mode | Tcy * (BRG + 1)     | _    | μs       | After this period, the first clock |
|              |                       |                                | 400 kHz mode | Tcy * (BRG + 1)     | _    | μs       | pulse is generated                 |
|              |                       |                                | 1 MHz mode   | Tcy * (BRG + 1)     | _    | μs       |                                    |
| IM33         | Tsu:sto               | Stop Condition                 | 100 kHz mode | Tcy * (BRG + 1)     |      | μs       |                                    |
|              |                       | Setup Time                     | 400 kHz mode | Tcy * (BRG + 1)     | _    | μs       | 1                                  |
|              |                       |                                | 1 MHz mode   | Tcy * (BRG + 1)     | _    | μs       | 1                                  |
| IM34         | THD:STO               | Stop Condition                 | 100 kHz mode | Tcy * (BRG + 1)     | _    | ns       |                                    |
|              |                       | Hold Time                      | 400 kHz mode | Tcy * (BRG + 1)     |      | ns       | -                                  |
|              |                       |                                | 1 MHz mode   | Tcy * (BRG + 1)     | _    | ns       | 1                                  |
| IM40         | TAA:SCL               | Output Valid                   | 100 kHz mode |                     | 3450 | ns       |                                    |
| -            |                       | from Clock                     | 400 kHz mode |                     | 900  | ns       | 1                                  |
|              |                       |                                | 1 MHz mode   |                     | 450  | ns       | -                                  |
| IM45         | TBF:SDA               | Bus Free Time                  | 100 kHz mode | 4.7                 | _    | μs       | The amount of time the bus         |
|              |                       |                                | 400 kHz mode | 1.3                 |      | μs       | must be free before a new          |
|              |                       |                                | 1 MHz mode   | 0.5                 |      | μs       | transmission can start             |
| IM50         | Св                    | Bus Capacitive                 | 100 kHz mode |                     | 400  | pF       |                                    |
|              |                       | Loading                        | 400 kHz mode |                     | 400  | pF       | -                                  |
|              |                       |                                | 1 MHz mode   |                     | 10   | pr<br>pF | 4                                  |
|              |                       |                                |              |                     |      |          |                                    |

**Note 1:** BRG is the value of the  $I^2C$  Baud Rate Generator.

# dsPIC33CK64MP105 FAMILY

# I2Cx BUS START/STOP BITS TIMING CHARACTERISTICS (SLAVE MODE) \$ SCLx IS31 IS34 IS30 IS33 $\rangle$ SDAx ( Start Condition Stop Condition





FIGURE 31-12:

# TABLE 31-31: I2Cx BUS DATA TIMING REQUIREMENTS (SLAVE MODE)

Operating Conditions (unless otherwise stated):

 $3.0V \le VDD \le 3.6V$ ,

-40°C  $\leq$  TA  $\leq$  +85°C for Industrial

-40°C  $\leq$  TA  $\leq$  +125°C for Extended

| Param<br>No. | Symbol     | Charac                       | teristics    | Min.            | Max. | Units | Conditions                                  |
|--------------|------------|------------------------------|--------------|-----------------|------|-------|---|
| IS10         | TLO:SCL    | Clock Low                    | 100 kHz mode | 4.7             | _    | μs    | CPU clock must be minimum 800 kHz           |
|              |            | Time                         | 400 kHz mode | 1.3             | _    | μs    | CPU clock must be minimum 3.2 MHz           |
|              |            |                              | 1 MHz mode   | 0.5             |      | μs    |   |
| IS11         | THI:SCL    | Clock High                   | 100 kHz mode | 4.0             |      | μs    | CPU clock must be minimum 800 kHz           |
|              |            | Time                         | 400 kHz mode | 0.6             |      | μs    | CPU clock must be minimum 3.2 MHz           |
|              |            | 1 MHz mode                   | 0.26         |                 | μs   |       |   |
| IS20         | TF:SCL     | SDAx and                     | 100 kHz mode | —               | 300  | ns    |   |
|              |            | SCLx Fall                    | 400 kHz mode | 20 x (VDD/5.5V) | 300  | ns    |   |
|              |            | Time                         | 1 MHz mode   | 20 x (VDD/5.5V) | 120  | ns    |   |
| IS21         | TR:SCL     | SDAx and                     | 100 kHz mode | —               | 1000 | ns    |   |
|              |            | SCLx Rise                    | 400 kHz mode | 20 + 0.1 Св     | 300  | ns    |   |
|              |            | Time                         | 1 MHz mode   | —               | 120  | ns    | ]   |
| IS25         | TSU:DAT    | Data Input                   | 100 kHz mode | 250             | _    | ns    |   |
|              |            | Setup Time                   | 400 kHz mode | 100             | _    | ns    |   |
|              |            |                              | 1 MHz mode   | 50              | _    | ns    |   |
| IS26         | 26 Thd:dat | Data Input                   | 100 kHz mode | 0               | _    | ns    |   |
|              |            | Hold Time                    | 400 kHz mode | 0               | 0.9  | μs    |   |
|              |            |                              | 1 MHz mode   | 0               | 0.3  | μs    |   |
| IS30         | TSU:STA    | Start Condition              | 100 kHz mode | 4.7             | _    | μs    | Only relevant for Repeated Start            |
|              |            | Setup Time                   | 400 kHz mode | 0.6             | _    | μs    | condition                                   |
|              |            |                              | 1 MHz mode   | 0.26            | —    | μs    |   |
| IS31         | THD:STA    | Start Condition<br>Hold Time | 100 kHz mode | 4.0             | _    | μs    | After this period, the first clock pulse is |
|              |            |                              | 400 kHz mode | 0.6             | —    | μs    | generated                                   |
|              |            |                              | 1 MHz mode   | 0.26            |      | μs    |   |
| IS33         | TSU:STO    |                              | 100 kHz mode | 4.0             | _    | μs    |   |
|              |            | Setup Time                   | 400 kHz mode | 0.6             | _    | μs    |   |
|              |            |                              | 1 MHz mode   | 0.26            |      | μs    |   |
| IS34         | THD:STO    | Stop Condition               | 100 kHz mode | > 0             | _    | μs    |   |
|              |            | Hold Time                    | 400 kHz mode | > 0             | _    | μs    |   |
|              |            |                              | 1 MHz mode   | > 0             | —    | μs    |   |
| IS40         | TAA:SCL    | Output Valid                 | 100 kHz mode | 0               | 3.45 | μs    |   |
|              |            | from Clock                   | 400 kHz mode | 0               | 0.9  | μs    |   |
|              |            |                              | 1 MHz mode   | 0               | 0.45 | μs    |   |
| IS45         | TBF:SDA    | Bus Free Time                | 100 kHz mode | 4.7             | _    | μs    | The amount of time the bus must be          |
|              |            |                              | 400 kHz mode | 1.3             | _    | μs    | free before a new transmission can          |
|              |            |                              | 1 MHz mode   | 0.5             | _    | μs    | start                                       |
| IS50         | Св         |                              | 100 kHz mode |                 | 400  | pF    |   |
|              |            | Loading                      | 400 kHz mode | —               | 400  | pF    |   |
|              |            |                              | 1 MHz mode   |                 | 10   | pF    | 1   |

# FIGURE 31-14: UARTX MODULE TIMING CHARACTERISTICS



# TABLE 31-32: UARTx MODULE TIMING REQUIREMENTS

| $3.0V \le VDE$<br>-40°C $\le$ TA | $\begin{array}{l} \textbf{Operating Conditions (unless otherwise stated):} \\ 3.0V \leq V_{DD} \leq 3.6V, \\ -40^{\circ}C \leq T_A \leq +85^{\circ}C \text{ for Industrial} \\ -40^{\circ}C \leq T_A \leq +125^{\circ}C \text{ for Extended} \end{array}$ |                           |    |  |    |  |  |
|----------------------------------|---|---------------------------|----|--|----|--|--|
| Param<br>No.                     | Symbol Characteristic <sup>11</sup> Min. Max. Units   |                           |    |  |    |  |  |
| UA10                             | TUABAUD   | UARTx Baud Time           | 40 |  | ns |  |  |
| UA11                             | FBAUD   | JARTx Baud Rate — 25 Mbps |    |  |    |  |  |
| UA20                             | UA20 TCWF Start Bit Pulse Width to Trigger UARTx Wake-up 50 — ns  |                           |    |  |    |  |  |

**Note 1:** These parameters are characterized but not tested in manufacturing.

# TABLE 31-33: ADC MODULE SPECIFICATIONS

| IADLE               | 51-55. A                  | DC MODULE SPECIFI   | CATIONS    |                     |            |       |                           |
|---------------------|---------------------------|---|------------|---------------------|------------|-------|---------------------------|
| 3.0V ≤ ′<br>-40°C ≤ | VDD ≤ 3.6V,<br>TA ≤ +85°C | ons (unless otherwise s<br>for Industrial<br>C for Extended | tated):    |                     |            |       |                           |
| Param<br>No.        | Symbol                    | Characteristics   | Min.       | Тур. <sup>(2)</sup> | Max.       | Units | Conditions                |
|                     |                           |   | Analog     | j Input             |            |       |                           |
| AD12                | VINH-VINL                 | Full-Scale Input Span                                       | AVss       | _                   | AVdd       | V     |                           |
| AD14                | Vin                       | Absolute Input Voltage                                      | AVss - 0.3 | _                   | AVDD + 0.3 | V     |                           |
| AD17                | RIN                       | Recommended<br>Impedance of Analog<br>Voltage Source        |            | 100                 | _          | Ω     | For minimum sampling time |
| AD66                | Vbg                       | Internal Band Gap Input<br>Voltage                          | _          | 1.2                 | _          | V     |                           |
|                     |                           |   | ADC Ac     | curacy              |            |       |                           |
| AD20c               | Nr                        | Resolution  | 1          | 2 data bits         |            | bits  |                           |
| AD21c               | INL                       | Integral Nonlinearity                                       | > -11.3    | _                   | < 11.3     | LSb   | AVss = 0V, AVDD = 3.3V    |
| AD22c               | DNL                       | Differential Nonlinearity                                   | > -1.5     | _                   | < 11.5     | LSb   | AVss = 0V, AVDD = 3.3V    |
| AD23c               | Gerr                      | Gain Error  | > -12      | _                   | < 12       | LSb   | AVss = 0V, AVDD = 3.3V    |
| AD24c               | EOFF                      | Offset Error  | > -7.5     | _                   | < 7.5      | LSb   | AVss = 0V, AVDD = 3.3V    |
| AD25c               | —                         | Monotonicity  | _          | _                   | —          | _     | Guaranteed                |
|                     |                           |   | Dynamic Pe | erformanc           | e          |       |                           |
| AD31b               | SINAD <sup>(1)</sup>      | Signal-to-Noise and<br>Distortion                           | 56         | —                   | 70         | dB    |                           |
| AD34b               | ENOB <sup>(1)</sup>       | Effective Number of Bits                                    | 9.0        | _                   | 11.4       | bits  |                           |
|                     |                           |   |            |                     |            |       |                           |

**Note 1:** These parameters are characterized but not tested in manufacturing; characterized with a 1 kHz sine wave.

2: Data in "Typ." column is at 3.3V, +25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

### TABLE 31-34: ANALOG-TO-DIGITAL CONVERSION TIMING REQUIREMENTS

| $\begin{array}{l} \textbf{Operating Conditions (unless otherwise stated):} \\ 3.0V \leq VDD \leq 3.6V, \\ -40^{\circ}C \leq TA \leq +85^{\circ}C \text{ for Industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \text{ for Extended} \end{array}$ |   |  |  |  |  |  |  |
|--|---|--|--|--|--|--|--|
| Param No.  | Param No. Symbol Characteristics Min. Max. Units          |  |  |  |  |  |  |
| AD50 TAD ADC Clock Period 14.28 — ns   |   |  |  |  |  |  |  |
| AD51   | D51 FTP ADC Throughput Rate (for all channels) — 3.5 Msps |  |  |  |  |  |  |

# TABLE 31-35: HIGH-SPEED ANALOG COMPARATOR MODULE SPECIFICATIONS

| 3.0V ≤ \<br>-40°C ≤ | $DD \le 3.6$<br>TA $\le +85^{\circ}$ | <b>tions (unless otherwise</b><br>/,<br>C for Industrial<br>°C for Extended | stated): |      |      |       |   |
|---------------------|--------------------------------------|---|----------|------|------|-------|---|
| Param<br>No.        | Symbol                               | Characteristic  | Min.     | Тур. | Max. | Units | Comments  |
| CM09                | FIN                                  | Input Frequency   | 400      | 500  | 550  | MHz   |   |
| CM10                | VIOFF                                | Input Offset Voltage  | _        | ±5   | _    | mV    |   |
| CM11                | VICM                                 | Input Common-Mode<br>Voltage Range <sup>(1)</sup>                           | AVss     | _    | AVDD | V     |   |
| CM13                | CMRR                                 | Common-Mode<br>Rejection Ratio <sup>(1)</sup>                               | 65       | _    | —    | dB    |   |
| CM14                | TRESP                                | Large Signal Response   | _        | 15   | _    | ns    | V+ input step of 100 mV while<br>V- input is held at AVDD/2 |
| CM15                | VHYST                                | Input Hysteresis  | 15       | _    | 45   | mV    | Depends on HYSSEL[1:0]                                      |

**Note 1:** These parameters are for design guidance only and are not tested in manufacturing.

# TABLE 31-36: DAC MODULE SPECIFICATIONS

| 3.0V ≤ V<br>-40°C ≤  | Operating Conditions (unless otherwise stated):<br>$3.0V \le VDD \le 3.6V$ ,<br>$-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial<br>$-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended |                                 |       |     |       |     |   |  |  |
|--|---|---------------------------------|-------|-----|-------|-----|---|--|--|
| Param<br>No.SymbolCharacteristicMin.Typ.(1)Max.UnitsComments |   |                                 |       |     |       |     |   |  |  |
| DA02   | CVRES   | Resolution                      |       | 12  |       |     |   |  |  |
| DA03   | INL   | Integral Nonlinearity Error     | -38   | —   | 0     | LSB |   |  |  |
| DA04   | DNL   | Differential Nonlinearity Error | -5    | —   | 5     | LSB |   |  |  |
| DA05   | EOFF  | Offset Error                    | -3.5  | —   | 21.5  | LSB |   |  |  |
| DA06   | EG  | Gain Error                      | 0     | —   | 41    | %   |   |  |  |
| DA07   | TSET  | Settling Time                   | —     | 750 | —     | ns  | Output with 2% of desired<br>output voltage with a<br>10-90% or 90-10% step |  |  |
| DA08   | Vout  | Voltage Output Range            | 0.165 | —   | 3.135 | V   | VDD = 3.3V  |  |  |

**Note 1:** Data in the "Typ." column are 3.3V, +25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

# TABLE 31-37: DAC OUTPUT (DACOUT PIN) SPECIFICATIONS

| 3.0V ≤<br>-40°C ≤ | Operating Conditions (unless otherwise stated):<br>$3.0V \le V_{DD} \le 3.6V$ ,<br>$-40^{\circ}C \le T_A \le +85^{\circ}C$ for Industrial<br>$-40^{\circ}C \le T_A \le +125^{\circ}C$ for Extended |                                    |     |   |    |     |                                     |  |
|-------------------|--|------------------------------------|-----|---|----|-----|-------------------------------------|--|
| Param<br>No.      | Symbol         Characteristic         Min.         Typ.         Max.         Units         Comments  |                                    |     |   |    |     |                                     |  |
| DA11              | RLOAD  | Resistive Output Load<br>Impedance | 10K | — | _  | Ohm |                                     |  |
| DA11a             | CLOAD  | Output Load<br>Capacitance         |     | — | 35 | pF  | Including output pin<br>capacitance |  |
| DA12              | Ιουτ   | Output Current Drive<br>Strength   |     | 3 | —  | mA  | Sink and source                     |  |

# TABLE 31-38: CURRENT BIAS GENERATOR SPECIFICATIONS<sup>(1)</sup>

| $3.0V \le VDC$<br>-40°C $\le$ TA | Operating Conditions (unless otherwise stated):<br>$3.0V \le VDD \le 3.6V$ ,<br>$-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial<br>$-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended |                                       |   |    |    |  |  |  |
|----------------------------------|---|---------------------------------------|---|----|----|--|--|--|
| ParamNo.                         | Symbol  | Symbol Characteristic Min. Max. Units |   |    |    |  |  |  |
| CC03                             | I10SRC  | 10 µA Source Current                  | 9 | 11 | μA |  |  |  |
| CC04                             | I50SRC 50 μA Source Current 45 55 μA  |                                       |   |    |    |  |  |  |
| CC05                             | I50SNK 50 μA Sink Current -45 -55 μA  |                                       |   |    |    |  |  |  |

Note 1: Parameters are characterized but not tested in manufacturing.

# TABLE 31-39: OPERATIONAL AMPLIFIER SPECIFICATIONS<sup>(1)</sup>

| 3.0V ≤ V<br>-40°C ≤ | $DD \le 3.6V$<br>TA $\le +85^{\circ}$ | <b>tions (unless otherwis</b><br>(,<br>C for Industrial<br>°C for Extended | e stated): |     |      |       |   |
|---------------------|---------------------------------------|--|------------|-----|------|-------|---|
| Param<br>No.        | Sym                                   | Characteristic   | Min        | Тур | Max  | Units | Comments                                |
| OAMP1               | GBWP                                  | Gain Bandwidth<br>Product  | _          | 20  | _    | MHz   |   |
| OAMP2               | SR                                    | Slew Rate  |            | 40  | _    | V/µs  |   |
| OAMP3               | VIOFF                                 | Input Offset Voltage   | -20        |     | 20   | mV    |   |
| OAMP4               | VICM                                  | Common-Mode Input  | AVss       | _   | AVdd | V     | NCHDISx = 0                             |
|                     |                                       | Voltage Range  | AVss       |     | 2.8  | V     | NCHDISx = 1                             |
| OAMP5               | CMRR                                  | Common-Mode<br>Rejection Ratio   | _          | 68  | -    | db    |   |
| OAMP6               | PSRR                                  | Power Supply<br>Rejection Ratio  | —          | 74  | -    | dB    |   |
| OAMP7               | Vor                                   | Output Voltage<br>Range  | AVss       | —   | AVDD | mV    | 0.5V input overdrive, no output loading |

**Note 1:** Parameters are for design guidance only and are not tested in manufacturing.

# 32.0 PACKAGING INFORMATION

# 32.1 Package Marking Information

28-Lead SSOP (5.30 mm)



28-Lead UQFN (4x4 mm)



28-Lead UQFN (6x6 mm)



36-Lead UQFN (5x5 mm)



Example



Example



# Example



Example



| Legend | I: XXX<br>Y<br>YY<br>WW<br>NNN  | Customer-specific information<br>Year code (last digit of calendar year)<br>Year code (last 2 digits of calendar year)<br>Week code (week of January 1 is week '01')<br>Alphanumeric traceability code |  |  |  |
|--------|---|--|--|--|--|
| Note:  | te: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information. |  |  |  |  |

# 32.1 Package Marking Information (Continued)





48-Lead UQFN (6x6 mm)



Example



### 32.2 **Package Details**

# 28-Lead Plastic Shrink Small Outline (SS) – 5.30 mm Body [SSOP]

| Note: | For the most current package drawings, please see the Microchip Packaging Specification located at |
|-------|--|
|       | http://www.microchip.com/packaging   |



| Units                    |                  | MILLIMETERS |       |       |
|--------------------------|------------------|-------------|-------|-------|
| Di                       | Dimension Limits |             | NOM   | MAX   |
| Number of Pins           | N                | 28          |       |       |
| Pitch                    | е                | 0.65 BSC    |       |       |
| Overall Height           | А                | -           | -     | 2.00  |
| Molded Package Thickness | A2               | 1.65        | 1.75  | 1.85  |
| Standoff                 | A1               | 0.05        | -     | -     |
| Overall Width            | E                | 7.40        | 7.80  | 8.20  |
| Molded Package Width     | E1               | 5.00        | 5.30  | 5.60  |
| Overall Length           | D                | 9.90        | 10.20 | 10.50 |
| Foot Length              | L                | 0.55        | 0.75  | 0.95  |
| Footprint L1             |                  | 1.25 REF    |       |       |
| Lead Thickness           | С                | 0.09        | -     | 0.25  |
| Foot Angle               | ф                | 0°          | 4°    | 8°    |
| Lead Width               | b                | 0.22        | -     | 0.38  |

### Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.20 mm per side. 3. Dimensioning and tolerancing per ASME Y14.5M.
- - BSC: Basic Dimension. Theoretically exact value shown without tolerances. REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-073B

28-Lead Plastic Shrink Small Outline (SS) - 5.30 mm Body [SSOP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



|                          | MILLIMETERS |          |      |      |
|--------------------------|-------------|----------|------|------|
| Dimension Limits         |             | MIN      | NOM  | MAX  |
| Contact Pitch E          |             | 0.65 BSC |      |      |
| Contact Pad Spacing      | С           |          | 7.20 |      |
| Contact Pad Width (X28)  | X1          |          |      | 0.45 |
| Contact Pad Length (X28) | Y1          |          |      | 1.75 |
| Distance Between Pads    | G           | 0.20     |      |      |

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2073A

# 28-Lead Ultra Thin Plastic Quad Flat, No Lead Package (M6) - 4x4x0.6 mm Body [UQFN] With Corner Anchors





Microchip Technology Drawing C04-333-M6 Rev B Sheet 1 of 2

# 28-Lead Ultra Thin Plastic Quad Flat, No Lead Package (M6) - 4x4x0.6 mm Body [UQFN] With Corner Anchors

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



|                             | MILLIMETERS |           |          |      |  |
|-----------------------------|-------------|-----------|----------|------|--|
| Dimension Limits            |             | MIN       | NOM      | MAX  |  |
| Number of Pins              | N           | 28        |          |      |  |
| Pitch                       | е           |           | 0.40 BSC |      |  |
| Overall Height              | A           | -         | -        | 0.60 |  |
| Standoff                    | A1          | 0.00      | 0.02     | 0.05 |  |
| Terminal Thickness          | A3          | 0.152 REF |          |      |  |
| Overall Width               | E           | 4.00 BSC  |          |      |  |
| Exposed Pad Width           | E2          | 1.80      | 1.90     | 2.00 |  |
| Overall Length              | D           | 4.00 BSC  |          |      |  |
| Exposed Pad Length          | D2          | 1.80      | 1.90     | 2.00 |  |
| Terminal Width              | b           | 0.15      | 0.20     | 0.25 |  |
| Corner Anchor Pad           | b1          | 0.40      | 0.45     | 0.50 |  |
| Corner Pad, Metal Free Zone | b2          | 0.18      | 0.23     | 0.28 |  |
| Terminal Length             | L           | 0.30      | 0.45     | 0.50 |  |
| Terminal-to-Exposed-Pad     | К           | -         | 0.60     | -    |  |

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated

3. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-333-M6 Rev A Sheet 2 of 2

# 28-Lead Ultra Thin Plastic Quad Flat, No Lead Package (M6) - 4x4x0.6 mm Body [UQFN] With Corner Anchors

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



# RECOMMENDED LAND PATTERN

|                                 | MILLIMETERS |      |          |      |  |
|---------------------------------|-------------|------|----------|------|--|
| Dimension Limits                |             | MIN  | NOM      | MAX  |  |
| Contact Pitch                   | E           |      | 0.40 BSC |      |  |
| Center Pad Width                | X2          |      |          | 2.00 |  |
| Center Pad Length               | Y2          |      |          | 2.00 |  |
| Contact Pad Spacing             | C1          |      | 3.90     |      |  |
| Contact Pad Spacing             | C2          |      | 3.90     |      |  |
| Contact Pad Width (X28)         | X1          |      |          | 0.20 |  |
| Contact Pad Length (X28)        | Y1          |      |          | 0.85 |  |
| Contact Pad to Center Pad (X28) | G1          |      | 0.52     |      |  |
| Contact Pad to Pad (X24)        | G2          | 0.20 |          |      |  |
| Contact Pad to Corner Pad (X8)  | G3          | 0.20 |          |      |  |
| Corner Anchor Width (X4)        | X3          |      |          | 0.78 |  |
| Corner Anchor Length (X4)       | Y3          |      |          | 0.78 |  |
| Thermal Via Diameter            | V           |      | 0.30     |      |  |
| Thermal Via Pitch               |             |      | 1.00     |      |  |

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-2333-M6 Rev B

# 28-Lead Ultra Thin Plastic Quad Flat, No Lead Package (2N) - 6x6x0.55 mm Body [UQFN] With 4.65x4.65 mm Exposed Pad and Corner Anchors

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



# 28-Lead Ultra Thin Plastic Quad Flat, No Lead Package (2N) - 6x6x0.55 mm Body [UQFN] With 4.65x4.65 mm Exposed Pad and Corner Anchors

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



|                             | MILLIMETERS |           |          |      |  |
|-----------------------------|-------------|-----------|----------|------|--|
| Dimensior                   | MIN         | NOM       | MAX      |      |  |
| Number of Terminals         | N           | 28        |          |      |  |
| Pitch                       | е           |           | 0.65 BSC | -    |  |
| Overall Height              | Α           | 0.45      | 0.50     | 0.55 |  |
| Standoff                    | A1          | 0.00      | 0.02     | 0.05 |  |
| Terminal Thickness          | A3          | 0.127 REF |          |      |  |
| Overall Width               | E           |           | 6.00 BSC |      |  |
| Exposed Pad Width           | E2          | 4.55      | 4.65     | 4.75 |  |
| Overall Length              | D           | 6.00 BSC  |          |      |  |
| Exposed Pad Length          | D2          | 4.55      | 4.65     | 4.75 |  |
| Exposed Pad Corner Chamfer  | Р           | -         | 0.35     | -    |  |
| Terminal Width              | b           | 0.25      | 0.30     | 0.35 |  |
| Corner Anchor Pad           | b1          | 0.35      | 0.40     | 0.43 |  |
| Corner Pad, Metal Free Zone | b2          | 0.15      | 0.20     | 0.25 |  |
| Terminal Length             | L           | 0.30      | 0.40     | 0.50 |  |
| Terminal-to-Exposed-Pad     | K           | 0.20      | -        | -    |  |

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated

3. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-385B Sheet 2 of 2

# 28-Lead Ultra Thin Plastic Quad Flat, No Lead Package (2N) - 6x6x0.55 mm Body [UQFN] With 4.65x4.65 mm Exposed Pad and Corner Anchors

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

|                                 | MILLIMETERS |      |          |      |  |
|---------------------------------|-------------|------|----------|------|--|
| Dimension Limits                |             | MIN  | NOM      | MAX  |  |
| Contact Pitch                   | E           |      | 0.65 BSC |      |  |
| Optional Center Pad Width       | X2          |      |          | 4.75 |  |
| Optional Center Pad Length      | Y2          |      |          | 4.75 |  |
| Contact Pad Spacing             | C1          |      | 6.00     |      |  |
| Contact Pad Spacing             | C2          |      | 6.00     |      |  |
| Contact Pad Width (X28)         | X1          |      |          | 0.35 |  |
| Contact Pad Length (X28)        | Y1          |      |          | 0.80 |  |
| Corner Anchor (X4)              | X3          |      |          | 1.00 |  |
| Corner Anchor (X4)              | Y3          |      |          | 1.00 |  |
| Corner Anchor Chamfer (X4)      | X4          |      |          | 0.35 |  |
| Corner Anchor Chamfer (X4)      | Y4          |      |          | 0.35 |  |
| Contact Pad to Pad (X28)        | G1          | 0.20 |          |      |  |
| Contact Pad to Center Pad (X28) | G2          | 0.20 |          |      |  |
| Thermal Via Diameter            | V           |      | 0.33     |      |  |
| Thermal Via Pitch               | EV          |      | 1.20     |      |  |

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

2. For best soldering results, thermal vias, if used, should be filled or tented to avoid solder loss during reflow process

Microchip Technology Drawing C04-2385B
# 36-Lead Ultra Thin Plastic Quad Flat, No Lead Package (M5) - 5x5 mm Body [UQFN] With Corner Anchors





Microchip Technology Drawing C04-436A–M5 Sheet 1 of 2

# 36-Lead Ultra Thin Plastic Quad Flat, No Lead Package (M5) - 5x5 mm Body [UQFN] With Corner Anchors

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



|                         | Units  | N         | 1ILLIMETER: | S    |  |
|-------------------------|--------|-----------|-------------|------|--|
| Dimension               | Limits | MIN       | NOM         | MAX  |  |
| Number of Terminals     | N      |           | 36          |      |  |
| Pitch                   | е      | 0.40 BSC  |             |      |  |
| Overall Height          | Α      | 0.50      | 0.55        | 0.60 |  |
| Standoff                | A1     | 0.00      | 0.02        | 0.05 |  |
| Terminal Thickness      | A3     | 0.152 REF |             |      |  |
| Overall Length          | D      | 5.00 BSC  |             |      |  |
| Exposed Pad Length      | D2     | 3.60      | 3.70        | 3.80 |  |
| Overall Width           | E      | 5.00 BSC  |             |      |  |
| Exposed Pad Width       | E2     | 3.60      | 3.70        | 3.80 |  |
| Terminal Width          | b      | 0.15      | 0.20        | 0.25 |  |
| Terminal Length         | L      | 0.30      | 0.40        | 0.50 |  |
| Terminal-to-Exposed-Pad | K      | 0.25 REF  |             |      |  |

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated

3. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-436A-M5 Sheet 2 of 2

# 36-Lead Ultra Thin Plastic Quad Flat, No Lead Package (M5) - 5x5 mm Body [UQFN] With Corner Anchors

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



## RECOMMENDED LAND PATTERN

|                                 | Units    | 1         | MILLIMETER | S    |
|---------------------------------|----------|-----------|------------|------|
| Dimensior                       | า Limits | MIN NOM M |            | MAX  |
| Contact Pitch                   | E        |           | 0.40 BSC   |      |
| Optional Center Pad Width       | X2       |           |            | 3.80 |
| Optional Center Pad Length      | Y2       |           |            | 3.80 |
| Contact Pad Spacing             | C1       |           | 5.00       |      |
| Contact Pad Spacing             | C2       |           | 5.00       |      |
| Contact Pad Width (X36)         | X1       |           |            | 0.20 |
| Contact Pad Length (X36)        | Y1       |           |            | 0.80 |
| Corner Pad Width (X4)           | X3       |           |            | 0.20 |
| Corner Pad Length (X36)         | Y3       |           |            | 0.85 |
| Corner Pad Radius               | R1       |           | 0.10       |      |
| Contact Pad to Center Pad (X36) | G1       | 0.20      |            |      |
| Thermal Via Diameter            | V        |           | 0.30       |      |
| Thermal Via Pitch               | EV       |           | 1.00       |      |

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

2. For best soldering results, thermal vias, if used, should be filled or tented to avoid solder loss during reflow process

Microchip Technology Drawing C04-2436A-M5

## 48-Lead Thin Quad Flatpack (PT) - 7x7x1.0 mm Body [TQFP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-300-PT Rev A Sheet 1 of 2

## 48-Lead Thin Quad Flatpack (PT) - 7x7x1.0 mm Body [TQFP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



SECTION A-A

|                          | Units  | N          | ILLIMETER: | S    |
|--------------------------|--------|------------|------------|------|
| Dimension                | Limits | MIN        | NOM        | MAX  |
| Number of Leads          | Ν      |            | 48         |      |
| Lead Pitch               | е      |            | 0.50 BSC   |      |
| Overall Height           | Α      | -          | -          | 1.20 |
| Standoff                 | A1     | 0.05       | -          | 0.15 |
| Molded Package Thickness | A2     | 0.95       | 1.00       | 1.05 |
| Foot Length              | L      | 0.45       | 0.60       | 0.75 |
| Footprint                | L1     | 1.00 REF   |            |      |
| Foot Angle               | ¢      | 0° 3.5° 7° |            |      |
| Overall Width            | E      | 9.00 BSC   |            |      |
| Overall Length           | D      | 9.00 BSC   |            |      |
| Molded Package Width     | E1     | 7.00 BSC   |            |      |
| Molded Package Length    | D1     | 7.00 BSC   |            |      |
| Lead Thickness           | С      | 0.09       | -          | 0.16 |
| Lead Width               | b      | 0.17       | 0.22       | 0.27 |
| Mold Draft Angle Top     | α      | 11°        | 12°        | 13°  |
| Mold Draft Angle Bottom  | β      | 11°        | 12°        | 13°  |

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Chamfers at corners are optional; size may vary.
- 3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25mm per side.
- Dimensioning and tolerancing per ASME Y14.5M
   BSC: Basic Dimension. Theoretically exact value shown without tolerances.
   REF: Reference Dimension, usually without tolerance, for information purposes only.
- 5. DatumsA-BandDto be determined at center line between leads where leads exit plastic body at datum plane

Microchip Technology Drawing C04-300-PT Rev A Sheet 2 of 2

# 48-Lead Thin Quad Flatpack (PT) - 7x7x1.0 mm Body [TQFP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



## RECOMMENDED LAND PATTERN

|                          | Units MILLIN |      | MILLIMETER | S    |
|--------------------------|--------------|------|------------|------|
| Dimension Limits         |              | MIN  | NOM        | MAX  |
| Contact Pitch            | E            |      | 0.50 BSC   |      |
| Contact Pad Spacing      | C1           |      | 8.40       |      |
| Contact Pad Spacing      | C2           |      | 8.40       |      |
| Contact Pad Width (X48)  | X1           |      |            | 0.30 |
| Contact Pad Length (X48) | Y1           |      |            | 1.50 |
| Distance Between Pads    | G            | 0.20 |            |      |

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

2. For best soldering results, thermal vias, if used, should be filled or tented to avoid solder loss during reflow process

Microchip Technology Drawing C04-2300-PT Rev A

# 48-Lead Ultra Thin Plastic Quad Flat, No Lead Package (M4) - 6x6 mm Body [UQFN] With Corner Anchors and 4.6x4.6 mm Exposed Pad





Microchip Technology Drawing C04-442A-M4 Sheet 1 of 2

### 48-Lead Ultra Thin Plastic Quad Flat, No Lead Package (M4) - 6x6 mm Body [UQFN] With Corner Anchors and 4.6x4.6 mm Exposed Pad

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



|                                    | Units  | Ν    | <b>IILLIMETER</b> | S    |
|------------------------------------|--------|------|-------------------|------|
| Dimension                          | Limits | MIN  | NOM               | MAX  |
| Number of Terminals                | N      |      | 48                |      |
| Pitch                              | е      |      | 0.40 BSC          |      |
| Overall Height                     | A      | 0.50 | 0.55              | 0.60 |
| Standoff                           | A1     | 0.00 | 0.02              | 0.05 |
| Terminal Thickness                 | A3     |      | 0.15 REF          |      |
| Overall Length                     | D      |      | 6.00 BSC          |      |
| Exposed Pad Length                 | D2     | 4.50 | 4.60              | 4.70 |
| Overall Width                      | E      |      | 6.00 BSC          |      |
| Exposed Pad Width                  | E2     | 4.50 | 4.60              | 4.70 |
| Terminal Width                     | b      | 0.15 | 0.20              | 0.25 |
| Corner Anchor Pad                  | b1     |      | 0.45 REF          |      |
| Corner Anchor Pad, Metal-free Zone | b2     |      | 0.23 REF          |      |
| Terminal Length                    | L      | 0.35 | 0.40              | 0.45 |
| Terminal-to-Exposed-Pad            | K      |      | 0.30 REF          |      |

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated

- 3. Dimensioning and tolerancing per ASME Y14.5M
  - BSC: Basic Dimension. Theoretically exact value shown without tolerances. REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-442A-M4 Sheet 2 of 2

# 48-Lead Ultra Thin Plastic Quad Flat, No Lead Package (M4) - 6x6 mm Body [UQFN] With Corner Anchors and 4.6x4.6 mm Exposed Pad

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



## RECOMMENDED LAND PATTERN

|                                 | Units    | Ν              | <b>/ILLIMETER</b> | S    |
|---------------------------------|----------|----------------|-------------------|------|
| Dimensior                       | n Limits | nits MIN NOM M |                   | MAX  |
| Contact Pitch                   | Е        |                | 0.40 BSC          |      |
| Center Pad Width                | X2       |                |                   | 4.70 |
| Center Pad Length               | Y2       |                |                   | 4.70 |
| Contact Pad Spacing             | C1       |                | 6.00              |      |
| Contact Pad Spacing             | C2       |                | 6.00              |      |
| Contact Pad Width (X48)         | X1       |                |                   | 0.20 |
| Contact Pad Length (X48)        | Y1       |                |                   | 0.80 |
| Corner Anchor Pad Width (X4)    | X3       |                |                   | 0.90 |
| Corner Anchor Pad Length (X4)   | Y3       |                |                   | 0.90 |
| Pad Corner Radius (X 20)        | R        |                |                   | 0.10 |
| Contact Pad to Center Pad (X48) | G1       | 0.25           |                   |      |
| Contact Pad to Contact Pad      | G2       | 0.20           |                   |      |
| Thermal Via Diameter            | V        |                | 0.33              |      |
| Thermal Via Pitch               | EV       |                | 1.20              |      |

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

2. For best soldering results, thermal vias, if used, should be filled or tented to avoid solder loss during reflow process

Microchip Technology Drawing C04-2442A-M4

NOTES:

# APPENDIX A: REVISION HISTORY

## Revision A (May 2018)

This is the initial version of the document.

## **Revision B (January 2019)**

This revision incorporates the following updates:

- Sections:
  - Updated "Microcontroller Features", "Qualification and Class B Support", Section 8.5.6 "Output Mapping", Section 5.0 "Flash Program Memory", Section 5.2 "RTSP Operation" and Section 31.0 "Electrical Characteristics".
  - Removed Section 5.3.1 "Programming Algorithm for Flash Program Memory".
  - Replaced Section 8.5.3 "Controlling Peripheral Pin Select" with Section 8.5.3 "Controlling Configuration Changes".
  - Added Section 11.3 "PWM4H Output on PPS" and Section 12.2 "Temperature Sensor".
- Tables:
  - Updated Table 5, Table 1-1, Table 4-9, Table 4-11, Table 7-3, Table 8-4, Table 8-5, Table 8-6, Table 8-13, Table 10-1, Table 22-1, Table 28-2, Table 31-3, Table 31-15, Table 31-17, Table 31-19, Table 31-20, Table 31-21, Table 31-22, Table 31-23, Table 31-24, Table 31-26, Table 31-27, Table 31-28, Table 31-29, Table 31-30, Table 31-32, Table 31-34, Table 31-35, Table 31-36 and Table 31-37.
  - Added Table 31-10, Table 31-11, Table 31-12, Table 31-13 and Table 31-14.
- · Figures:
  - Updated Figure 1-1, Figure 4-5, Figure 8-2, Figure 8-3 and Figure 31-3.

- Registers:
  - Updated Register 4-1, Register 5-1, Register 8-63, Register 8-64, Register 8-65 (was Register 8-67), Register 8-66 (was Register 8-68), Register 8-67 (was Register 8-69), Register 9-4, Register 11-1, Register 11-2, Register 11-21, Register 12-3, Register 12-6, Register 12-12, Register 15-3, Register 17-1, Register 17-2, Register 17-3, Register 18-2, Register 25-5, Register 25-6, Register 25-7, Register 25-8, Register 25-9, Register 25-10, Register 25-11, Register 28-1, Register 28-2, Register 28-3, Register 28-4, Register 28-5, Register 28-6, Register 28-7, Register 28-8, Register 28-9, Register 28-10, Register 28-11, Register 28-12, Register 28-13, Register 28-14, Register 28-15, Register 28-16 and Register 28-17.
  - Deleted Register 8-65 and Register 8-66.
- Packaging Information:
  - Added 28-Lead UQFN (M6) packaging diagram to Section 32.0 "Packaging Information".

NOTES:

# INDEX

| 1 | ۱. |
|---|----|
| • | ٩  |

| Absolute Maximum Ratings                  | 465 |
|---|-----|
| AC Characteristics                        |     |
| Analog-to-Digital Conversion Requirements | 491 |
| Alternate Interrupt Vector Table          | 83  |
| Analog-to-Digital Converter. See ADC.     |     |
| Arithmetic Logic Unit (ALU)               | 32  |
| Assembler                                 |     |
| MPASM Assembler                           |     |

# В

| BIST   |     |
|--|-----|
| At Run Time                                    | 39  |
| At Start-up                                    | 39  |
| Bit-Reversed Addressing                        | 58  |
| Example  | 59  |
| Implementation                                 | 58  |
| Sequence Table (16-Entry)                      | 59  |
| Block Diagrams                                 |     |
| 16-Bit Timer1 Module                           | 345 |
| 32-Bit Timer Mode                              | 352 |
| ADC Module                                     | 224 |
| ADC Shared Core                                | 225 |
| Addressing for Table Registers                 | 63  |
| APLL and VCO Detail                            |     |
| CALL Stack Frame                               |     |
| CLCx Input Source Selection                    |     |
| CLCx Logic Function Combinatorial Options      |     |
| CLCx Module                                    | 365 |
| Conceptual SCCPx Modules                       |     |
| Constant-Current Source                        |     |
| CPU Core                                       |     |
| CRC Module                                     |     |
| Data Access from Program Space                 |     |
| Address Generation                             | 60  |
| Deadman Timer Module                           |     |
| Dedicated ADC Core                             |     |
| dsPIC33CK64MP105 Core Clock Sources            |     |
| dsPIC33CK64MP105 Core Oscillator Subsystem.    |     |
| dsPIC33CK64MP105 Family                        |     |
| Dual 16-Bit Timer Mode                         |     |
| Functional Direct Memory Access (DMA)          |     |
| High-Speed Analog Comparator                   |     |
| I2Cx Module                                    |     |
| Input Capture x Module                         |     |
| Interleaved PFC                                |     |
| Internal Regulator                             |     |
| Master Reset System                            |     |
| MCLR Pin Connections                           |     |
| Multiplexing Remappable Outputs for RPn        |     |
| Off-Line UPS                                   |     |
| Output Compare x Module                        |     |
| Phase-Shifted Full-Bridge Converter            |     |
| PLL and VCO                                    |     |
| Programmer's Model                             |     |
| PSV Read Address Generation                    |     |
| PTG Module                                     |     |
| PVM High-Level Module                          |     |
| 5  |     |
| QEI Module<br>Recommended Minimum Connection   |     |
|  |     |
| Reference Clock Generator                      |     |
| Remappable Input for U1RX<br>Security Segments |     |
|  | 449 |

| SENTx Module 336                                 |
|--|
| Shared Port Structure 103                        |
| Simplified UARTx                                 |
| Single Operational Amplifier 397                 |
| SPIx Master, Frame Master Connection             |
| SPIx Master, Frame Slave Connection 324          |
| SPIx Master/Slave Connection                     |
| (Enhanced Buffer Modes) 323                      |
| SPIx Master/Slave Connection (Standard Mode) 322 |
| SPIx Module (Enhanced Mode) 310                  |
| SPIx Module (Standard Mode) 309                  |
| SPIx Slave, Frame Master Connection 324          |
| SPIx Slave, Frame Slave Connection               |
| Suggested Oscillator Circuit Placement 19        |
| Timer Clock Generator 350                        |
| Watchdog Timer (WDT) 445                         |
| Brown-out Reset (BOR) 425, 444                   |
| Built-In Self-Test. See BIST.                    |

# С

| C Compilers                                      |      |
|--|------|
| MPLAB XC Compilers                               | 462  |
| Capture/Compare/PWM/Timer                        |      |
| Auto-Shutdown and Gating Sources                 | 360  |
| Auxiliary Output                                 |      |
| Control/Status Registers                         |      |
| General Purpose Timer                            |      |
| Input Capture Mode                               |      |
| Output Compare Mode                              |      |
| Synchronization Sources                          |      |
| Time Base Generator                              |      |
| Capture/Compare/PWM/Timer (SCCP/MCCP)            |      |
| Control Registers                                | 368  |
| Code Examples                                    |      |
| PWRSAV Instruction Syntax                        | 413  |
| Using Auxiliary PLL with Internal FRC Oscillator |      |
| Using PLL (50 MIPS) with POSC                    | 159  |
| Using PLL with 8 MHz Internal FRC                |      |
| Code Memory Map for dsPIC33CK32MP10X Devices     |      |
| Code Memory Map for dsPIC33CK64MP10X Devices     |      |
| Code Protection                                  |      |
| CodeGuard Security                               |      |
| Comparator/DAC                                   |      |
| Control Registers                                | 255  |
| Features Overview                                |      |
| Configurable Logic Cell (CLC)                    |      |
| Configurable Logic Cell. See CLC.                | 505  |
| Configuration Bits                               | 125  |
| Bit Values for Clock Selection                   | 165  |
| CPU  |      |
| Addressing Modes                                 |      |
| Control Registers                                |      |
| Data Space Addressing                            |      |
| Instruction Set                                  |      |
|  |      |
| Registers  |      |
| Resources  | . 27 |
| CRC  |      |
| Control Registers                                | 410  |
| Current Bias Generator                           |      |
| Control Registers                                |      |
| Current Bias Generator (CBG)                     | 393  |
| Current Bias Generator, See CBG.                 |      |

| Customer Change Notification Service | 524 |
|--------------------------------------|-----|
| Customer Notification Service        | 524 |
| Customer Support                     | 524 |
| Cyclic Redundancy Check. See CRC.    |     |

### D

| Data Address Space                        |     |
|---|-----|
| Memory Map for dsPIC33CK64MPX0X and       |     |
| dsPIC33CK32MPX0X Devices                  |     |
| Near Data Space                           |     |
| Organization, Alignment                   |     |
| SFR Space                                 |     |
| Width                                     |     |
| X and Y Data Spaces                       |     |
| Data Memory Test (BIST)                   |     |
| Flowchart                                 |     |
| Data Space                                |     |
| Extended X                                | 54  |
| Paged Data Memory Space (figure)          |     |
| Paged Memory Scheme                       |     |
| DC Characteristics                        |     |
| Operating Conditions                      | 466 |
| Deadman Timer (DMT)                       | 401 |
| Control/Status Registers                  | 402 |
| Deadman Timer. See DMT.                   |     |
| Demo/Development Boards, Evaluation and   |     |
| Starter Kits                              |     |
| Development Support                       |     |
| Third-Party Tools                         | 464 |
| Device Identification                     | 440 |
| Device Overview                           | 13  |
| Direct Memory Access Controller. See DMA. |     |
| DMA                                       |     |
| Channel Trigger Sources                   |     |
| Control Registers                         |     |
| Peripheral Module Disable (PMD)           |     |
| Summary of Operations                     |     |
| Types of Data Transfers                   |     |
| Typical Setup                             |     |
| Doze Mode                                 |     |
| DSP Engine                                |     |
| Dual Watchdog Timer (Dual WDT)            | 445 |

#### E ECC

| ECC  |     |
|--|-----|
| Control Registers                              | 72  |
| Electrical Characteristics                     |     |
| AC   | 476 |
| ADC Delta Current                              | 471 |
| ADC Specifications                             | 491 |
| APLL Delta Current                             | 471 |
| Auxiliary PLL Clock Timing Specifications      | 479 |
| BFRC Oscillator Specifications                 | 480 |
| Comparator + DAC Delta Current                 | 472 |
| Current Bias Generator Specifications          | 494 |
| DAC Output (DACOUT Pin) Specifications         | 493 |
| DAC Specifications                             |     |
| Doze Current (IDOZE)                           | 469 |
| External Clock Timing Requirements             | 478 |
| FRC Oscillator Specifications                  | 480 |
| High-Speed Analog Comparator Specifications    | 492 |
| High-Speed PWMx Timing Requirements            | 482 |
| I/O Pin Input Injection Current Specifications | 474 |
| I/O Pin Input Specifications                   | 473 |
| I/O Pin Output Specifications                  | 474 |
| I/O Timing Requirements                        |     |
|  |     |

| I2Cx Bus Data Requirements (Master Mode)      | 487 |
|---|-----|
| I2Cx Bus Data Timing Requirements             |     |
| (Slave Mode)                                  | 489 |
| Idle Current (IIDLE)                          | 468 |
| Load Conditions for I/O Specifications        | 476 |
| LPRC Oscillator Specifications                | 480 |
| Op Amp Delta Current                          |     |
| Operating Current (IDD)                       | 467 |
| Operating Voltage Specifications              |     |
| Operational Amplifier Specifications          | 494 |
| Package Thermal Resistance                    | 466 |
| PLL Clock Timing Specifications               | 479 |
| Power-Down Current (IPD)                      |     |
| Program Flash Memory Specifications           | 475 |
| PWM Delta Current                             |     |
| Reset and Brown-out Reset Requirements        | 481 |
| SPIx Master Mode Requirements                 | 484 |
| SPIx Slave Mode Timing Requirements           |     |
| Thermal Operating Conditions                  | 466 |
| UARTx Timing Requirements                     |     |
| Watchdog Timer Delta Current (△IwDT)          | 470 |
| Equations                                     |     |
| AFPLLO Calculation                            | 161 |
| AFvco Calculation                             |     |
| Calculating Frequency Output                  | 164 |
| FPLLO Calculation                             | 158 |
| Frame Time Calculations                       | 337 |
| Fvco Calculation                              |     |
| I <sup>2</sup> C Baud Rate Reload Calculation | 327 |
| Relationship Between Device and               |     |
| SPIx Clock Speed                              |     |
| SYNCMINx and SYNCMAXx Calculations            |     |
| Tick Period Calculation                       | 337 |
| Errata  |     |
| Error Correcting Code (ECC)                   | 71  |
| Fault Injection                               | 71  |
|   |     |

## F

| Flash Program Memory   |     |
|------------------------|-----|
| and Table Instructions | 63  |
| Control Registers      |     |
| RTSP Operation         |     |
| Flexible Configuration | 425 |

### G

| Getting Started Guidelines              | 17 |
|---|----|
| Connection Requirements                 | 17 |
| Decoupling Capacitors                   | 17 |
| External Oscillator Pins                | 19 |
| ICSP Pins                               | 19 |
| Master Clear (MCLR) Pin                 | 18 |
| Oscillator Value Conditions on Start-up | 20 |
| Targeted Applications                   | 20 |
| Unused I/Os                             | 20 |
|   |    |

# Н

| High-Resolution PWM (HSPWM) with                     |     |
|--|-----|
| Fine Edge Placement                                  | 189 |
| High-Speed Analog Comparator with                    |     |
| Slope Compensation DAC                               | 253 |
| High-Speed, 12-Bit Analog-to-Digital Converter (ADC) | 223 |
| Control/Status Registers                             | 227 |
| Features Overview                                    | 223 |
| Resources  | 226 |
| Temperature Sensor                                   | 226 |

# dsPIC33CK64MP105 FAMILY

| HSPWM               |  |
|---------------------|--|
| Architecture        |  |
| Control Registers   |  |
| PWM4H Output on PPS |  |
| Write Restrictions  |  |

# I

| I/O Ports  |       |
|--|-------|
| Configuring Analog/Digital Port Pins               | . 104 |
| Control Registers                                  | . 104 |
| Helpful Tips                                       |       |
| Parallel I/O (PIO)                                 |       |
| Resources  |       |
| Write/Read Timing                                  |       |
| I <sup>2</sup> C                                   | . 104 |
| Clock Rates  | 207   |
|  | . 321 |
| Communicating as Master in Single                  | ~~-   |
| Master Environment                                 |       |
| Control/Status Registers                           |       |
| Reserved Addresses                                 |       |
| Setting Baud Rate as Bus Master                    |       |
| Slave Address Masking                              | . 327 |
| ICSP Write Inhibit                                 | 75    |
| Activation   | 75    |
| In-Circuit Debugger                                | .448  |
| In-Circuit Emulation                               |       |
| In-Circuit Serial Programming (ICSP)               |       |
| Input Change Notification (ICN)                    |       |
| Instruction Addressing Modes                       |       |
|  |       |
| File Register Instructions                         |       |
| Fundamental Modes Supported                        |       |
| MAC Instructions                                   |       |
| MCU Instructions                                   |       |
| Move and Accumulator Instructions                  | 56    |
| Other Instructions                                 | 56    |
| Instruction Set Summary                            | . 451 |
| Overview   | .454  |
| Symbols Used in Opcode Descriptions                | 452   |
| Instruction-Based Power-Saving Modes               |       |
| ldle   |       |
| Sleep  |       |
| Inter-Integrated Circuit. See I <sup>2</sup> C.    |       |
| Internet Address                                   | 524   |
| Interrupt Controller                               | . 524 |
|  | 04    |
| Alternate Interrupt Vector Table (AIVT)            |       |
| Control and Status Registers                       |       |
| INTCON1  |       |
| INTCON2  |       |
| INTCON3  |       |
| INTCON4  | 91    |
| INTTREG  | 91    |
| Interrupt Vector Details                           | 85    |
| Interrupt Vector Table (IVT)                       | 81    |
| Reset Sequence                                     |       |
| Resources  |       |
| Trap Vector Details                                |       |
| Interrupt Vector Table                             |       |
| Interrupts Coincident with Power Save Instructions |       |
| interrupts confident with tower save instructions  | 1     |
| J  |       |
| ITAC Boundany Sean Interface                       | 105   |
| JTAG Boundary Scan Interface                       |       |
| JTAG Interface                                     | 448   |
| L  |       |
| -  |       |
| Low-Power Sleep Modes (table)                      | 414   |

### Μ

| Memory Organization                       | 33  |
|---|-----|
| Resources                                 |     |
| Microchip Internet Website                |     |
| Modulo Addressing                         | 57  |
| Applicability                             | 58  |
| Operation Example                         | 57  |
| Start and End Address                     |     |
| W Address Register Selection              |     |
| MPLAB Assembler, Linker, Librarian        | 462 |
| MPLAB ICD 3 In-Circuit Debugger           | 463 |
| MPLAB PM3 Device Programmer               | 463 |
| MPLAB REAL ICE In-Circuit Emulator System | 463 |
| MPLAB X Integrated Development            |     |
| Environment Software                      | 461 |
| MPLAB X SIM Software Simulator            | 463 |
| MPLIB Object Librarian                    | 462 |
| MPLINK Object Linker                      |     |
|   |     |
| 0   |     |
| Operational Amplifier                     | 397 |
| Control Registers                         | 398 |
| Oscillator                                |     |
| Auxiliary PLL                             | 160 |
| Backup Internal Fast RC (BFRC)            | 163 |
| Configuration                             |     |
| Control Registers                         |     |
| CPU Clocking                              |     |
| Internal Fast RC (FRC)                    | 163 |
| Low-Power RC (LPRC)                       |     |
| OSCCON Unlock Sequence                    |     |
| Primary (POSC)                            |     |
| Primary PLL                               |     |
| Reference Clock Output                    |     |
| Oscillator with High-Frequency PLL        |     |
| Ρ   |     |
|   | 405 |
| Packaging                                 |     |
| Details                                   |     |
| Marking                                   |     |
| Peripheral Module Disable (PMD)           |     |
| Control Registers                         |     |
| Peripheral Pin Select (PPS)               |     |
| Available Peripherals                     |     |
| Available Pins                            |     |
| Configuration Change Control              |     |
| Control Registers                         |     |
| Input Mapping                             |     |
| Output Mapping                            |     |
| Output Selection for Remappable Pins      | 119 |

 Remappable Output Pin Registers
 118

 Remappable Pin Inputs
 113

 Selectable Input Sources
 115

 Peripheral Trigger Generator (PTG)
 377

 PICkit 3 In-Circuit Debugger/Programmer
 463

 Pin and ANSELx Availability
 102

 Pinout I/O Descriptions (table)
 14

 Power-Saving Features
 413

 Clock Frequency and Switching
 413

 Resources
 415

Memory Map for dsPIC33CK32MP10X Devices ...... 33

Peripheral Trigger Generator. See PTG.

Program Address Space

| Program Memory                        |     |
|---------------------------------------|-----|
| Address Space                         | 33  |
| Construction                          | 60  |
| Data Access from Program Memory Using |     |
| Table Instructions                    | 61  |
| Table Read High Instructions (TBLRDH) | 61  |
| Table Read Low Instructions (TBLRDL)  | 61  |
| Interfacing with Data Memory Spaces   | 60  |
| Organization                          | 35  |
| Reset Vector                          | 35  |
| Programmer's Model                    | 25  |
| Register Descriptions                 | 25  |
| PTG                                   |     |
| Command Options                       | 389 |
| Control/Status Registers              | 379 |
| Features                              | 377 |
| Input Descriptions                    | 391 |
| Output Descriptions                   | 391 |
| Step Command Format/Description       |     |

# Q

| QEI                                    |  |
|--|--|
| Control/Status Registers               |  |
| Truth Table                            |  |
| Quadrature Encoder Interface (QEI)     |  |
| Quadrature Encoder Interface. See QEI. |  |

## R

| Referenced Sources<br>Register Maps         | 11  |
|---|-----|
| Configuration                               | 426 |
| Interrupt Enable                            |     |
| Interrupt Flag                              |     |
| Interrupt Priority                          |     |
| PMD   |     |
| PORTA                                       | 123 |
| PORTB                                       | 123 |
| PORTC                                       | 124 |
| PORTD                                       |     |
| PPS Input Control                           | 153 |
| PPS Output Control                          | 154 |
| Registers                                   |     |
| ACLKCON1 (Auxiliary Clock Control)          | 173 |
| ADCMPxCON (ADC Digital                      |     |
| Comparator x Control)                       | 248 |
| ADCMPxENH (ADC Digital Comparator x         |     |
| Channel Enable High)                        | 249 |
| ADCMPxENL (ADC Digital Comparator x         |     |
| Channel Enable Low)                         | 249 |
| ADCON1H (ADC Control 1 High)                | 228 |
| ADCON1L (ADC Control 1 Low)                 |     |
| ADCON2H (ADC Control 2 High)                | 230 |
| ADCON2L (ADC Control 2 Low)                 | 229 |
| ADCON3H (ADC Control 3 High)                |     |
| ADCON3L (ADC Control 3 Low)                 | 231 |
| ADCON4H (ADC Control 4 High)                | 234 |
| ADCON4L (ADC Control 4 Low)                 | 233 |
| ADCON5H (ADC Control 5 High)                |     |
| ADCON5L (ADC Control 5 Low)                 | 235 |
| ADCORExH (Dedicated ADC Core x              |     |
| Control High)                               | 238 |
| ADCORExL (Dedicated ADC Core x              |     |
| Control Low)                                | 237 |
| ADEIEH (ADC Early Interrupt Enable High)    | 240 |
| ADEIEL (ADC Early Interrupt Enable Low)     | 240 |
| ADEISTATH (ADC Early Interrupt Status High) | 241 |
|   |     |

| ADEISTATL (ADC Early Interrupt Status Low)  | 241   |
|---|-------|
| ADFLxCON (ADC Digital Filter x Control)   |       |
| ADIEH (ADC Interrupt Enable High)   |       |
| ADIEL (ADC Interrupt Enable Low)  | . 244 |
| ADLVLTRGH (ADC Level-Sensitive Trigger  | 220   |
| Control High)<br>ADLVLTRGL (ADC Level-Sensitive Trigger                           | . 239 |
| Control Low)  | 239   |
| ADMOD0H (ADC Input Mode Control 0 High)   |       |
| ADMOD0L (ADC Input Mode Control 0 Low)  |       |
| ADMOD1L (ADC Input Mode Control 1 Low)  |       |
| ADSTATH (ADC Data Ready Status High)  |       |
| ADSTATL (ADC Data Ready Status Low)   | 245   |
| ADTRIGnL/ADTRIGxH (ADC Channel Trigger n(x)                                       | 246   |
| Selection Low/High)<br>AMPCON1H (Op Amp Control High)                             |       |
| AMPCON1L (Op Amp Control Low)   |       |
| ANSELx (Analog Select for PORTx)  |       |
| APLLDIV1 (APLL Output Divider)  |       |
| APLLFBD1 (APLL Feedback Divider)  | . 174 |
| BIASCON (Current Bias Generator Control)  |       |
| CCPxCON1H (CCPx Control 1 High)   |       |
| CCPxCON1L (CCPx Control 1 Low)  |       |
| CCPxCON2H (CCPx Control 2 High)   |       |
| CCPxCON2L (CCPx Control 2 Low)<br>CCPxCON3H (CCPx Control 3 High)                 |       |
| CCPxCON3L (CCPx Control 3 Low)  |       |
| CCPxSTATL (CCPx Status)   |       |
| CLCxCONH (CLCx Control High)  |       |
| CLCxCONL (CLCx Control Low)   |       |
| CLCxGLSH (CLCx Gate Logic Input Select High)                                      |       |
| CLCxGLSL (CLCx Gate Logic Input Select Low)                                       |       |
| CLCxSEL (CLCx Input MUX Select)   |       |
| CLKDIV (Clock Divider)  |       |
| CMBTRIGH (Combinational Trigger High)<br>CMBTRIGL (Combinational Trigger Low)     |       |
| CNCONx (Change Notification Control   | . 195 |
| for PORTx)  | 108   |
| CNEN0x (Interrupt Change Notification Enable                                      |       |
| for PORTx)  |       |
| CNEN1x (Interrupt Change Notification Edge Select                                 |       |
| for PORTx)  | . 109 |
| CNFx (Interrupt Change Notification Flag  |       |
| for PORTx)<br>CNPDx (Change Notification Pull-Down Enable                         | . 110 |
| for PORTx)  | 107   |
| CNPUx (Change Notification Pull-up Enable   | . 107 |
| for PORTx)  | . 107 |
| CNSTATx (Interrupt Change Notification Status                                     |       |
| for PORTx)  | . 109 |
| CORCON (Core Control)   |       |
| CRCCONH (CRC Control High)  |       |
| CRCCONL (CRC Control Low)   |       |
| CRCXORH (CRC XOR Polynomial, High Byte)<br>CRCXORL (CRC XOR Polynomial, Low Byte) |       |
| CTXTSTAT (CPU W Register Context Status)  |       |
| DACCTRL1L (DAC Control 1 Low)   |       |
| DACCTRL2H (DAC Control 2 High)  |       |
| DACCTRL2L (DAC Control 2 Low)   |       |
| DACxCONH (DACx Control High)  |       |
| DACxCONL (DACx Control Low)   |       |
| DACxDATH (DACx Data High)   |       |
| DACxDATL (DACx Data Low)  |       |
| DEVID (Device ID)<br>DEVREV (Device Revision)                                     | . 441 |
|   | . 440 |

| DMACHn (DMA Channel n Control) 185   |
|--|
|  |
| DMACON (DMA Engine Control) 184  |
| DMACON (DMA Engine Control)  |
| DMAINTn (DMA Channel n Interrupt)186   |
| DMTCLR (Deadman Timer Clear) 403   |
|  |
| DMTCNTH (Deadman Timer Count High) 405   |
| DMTCNTL (Deadman Timer Count Low) 405  |
| DMTCON (Deadman Timer Control)   |
|  |
| DMTHOLDREG (DMT Hold)408   |
| DMTPRECLR (Deadman Timer Preclear) 402   |
| DMTPSCNTH (DMT Post-Configure Count  |
| DIVITESCIATE (DIVITEOSI-CONIIgure Count  |
| Status High) 406   |
| DMTPSCNTL (DMT Post-Configure Count  |
|  |
| Status Low)406   |
| DMTPSINTVH (DMT Post-Configure Interval  |
| Status High)   |
|  |
| DMTPSINTVL (DMT Post-Configure Interval  |
| Status Low)407   |
| DMTSTAT (Deadman Timer Status)   |
|  |
| ECCADDRH (ECC Fault Inject Address   |
| Compare High)73  |
|  |
| ECCADDRL (ECC Fault Inject Address   |
| Compare Low)73   |
| ECCCONH (ECC Fault Injection   |
|  |
| Configuration High)72  |
| ECCCONL (ECC Fault Injection   |
|  |
| Configuration Low)72   |
| ECCSTATH (ECC System Status Display High)74  |
| ECCSTATL (ECC System Status Display Low)74   |
|  |
| FALTREG Configuration  |
| FBSLIM Configuration   |
| FDEVOPT Configuration  |
|  |
| FDMT Configuration436  |
| FDMTCNTH Configuration435  |
|  |
| FDMTCNTL Configuration   |
| FDMTIVTH Configuration   |
| FDMTIVTL Configuration   |
|  |
| FICD Configuration   |
| FOSC Configuration   |
| 1000 00111gulutori   |
|  |
| FOSCSEL Configuration  |
| FOSCSEL Configuration  |
| FOSCSEL Configuration  |
| FOSCSEL Configuration       429         FPOR Configuration       432         FSCL (Frequency Scale)       192  |
| FOSCSEL Configuration429FPOR Configuration432FSCL (Frequency Scale)192FSEC Configuration427  |
| FOSCSEL Configuration429FPOR Configuration432FSCL (Frequency Scale)192FSEC Configuration427FSIGN Configuration428  |
| FOSCSEL Configuration429FPOR Configuration432FSCL (Frequency Scale)192FSEC Configuration427FSIGN Configuration428  |
| FOSCSEL Configuration429FPOR Configuration432FSCL (Frequency Scale)192FSEC Configuration427FSIGN Configuration428FSMINPER (Frequency Scaling   |
| FOSCSEL Configuration       429         FPOR Configuration       432         FSCL (Frequency Scale)       192         FSEC Configuration       427         FSIGN Configuration       428         FSMINPER (Frequency Scaling       Minimum Period)         192   |
| FOSCSEL Configuration       429         FPOR Configuration       432         FSCL (Frequency Scale)       192         FSEC Configuration       427         FSIGN Configuration       428         FSMINPER (Frequency Scaling       192         Minimum Period)       192         FWDT Configuration       431  |
| FOSCSEL Configuration       429         FPOR Configuration       432         FSCL (Frequency Scale)       192         FSEC Configuration       427         FSIGN Configuration       428         FSMINPER (Frequency Scaling       192         Minimum Period)       192         FWDT Configuration       431  |
| FOSCSEL Configuration429FPOR Configuration432FSCL (Frequency Scale)192FSEC Configuration427FSIGN Configuration428FSMINPER (Frequency Scaling<br>Minimum Period)192FWDT Configuration431I2CxCONH (I2Cx Control High)331   |
| FOSCSEL Configuration429FPOR Configuration432FSCL (Frequency Scale)192FSEC Configuration427FSIGN Configuration428FSMINPER (Frequency Scaling<br>Minimum Period)192FWDT Configuration431I2CxCONH (I2Cx Control High)331I2CxCONL (I2Cx Control Low)329   |
| FOSCSEL Configuration429FPOR Configuration432FSCL (Frequency Scale)192FSEC Configuration427FSIGN Configuration428FSMINPER (Frequency Scaling<br>Minimum Period)192FWDT Configuration431I2CxCONH (I2Cx Control High)331   |
| FOSCSEL Configuration429FPOR Configuration432FSCL (Frequency Scale)192FSEC Configuration427FSIGN Configuration428FSMINPER (Frequency Scaling<br>Minimum Period)192FWDT Configuration431I2CxCONH (I2Cx Control High)331I2CxCONL (I2Cx Control Low)329I2CxMSK (I2Cx Slave Mode Address Mask)333  |
| FOSCSEL Configuration429FPOR Configuration432FSCL (Frequency Scale)192FSEC Configuration427FSIGN Configuration428FSMINPER (Frequency Scaling<br>Minimum Period)192FWDT Configuration431I2CxCONH (I2Cx Control High)331I2CxCONL (I2Cx Control Low)329I2CxMSK (I2Cx Slave Mode Address Mask)333I2CxSTAT (I2Cx Status)332   |
| FOSCSEL Configuration429FPOR Configuration432FSCL (Frequency Scale)192FSEC Configuration427FSIGN Configuration428FSMINPER (Frequency Scaling<br>Minimum Period)192FWDT Configuration431I2CxCONH (I2Cx Control High)331I2CxCONL (I2Cx Control Low)329I2CxMSK (I2Cx Slave Mode Address Mask)333I2CxSTAT (I2Cx Status)332IBIASCONH (Current Bias Generator Current  |
| FOSCSEL Configuration429FPOR Configuration432FSCL (Frequency Scale)192FSEC Configuration427FSIGN Configuration428FSMINPER (Frequency Scaling<br>Minimum Period)192FWDT Configuration431I2CxCONH (I2Cx Control High)331I2CxCONL (I2Cx Control Low)329I2CxMSK (I2Cx Slave Mode Address Mask)333I2CxSTAT (I2Cx Status)332   |
| FOSCSEL Configuration429FPOR Configuration432FSCL (Frequency Scale)192FSEC Configuration427FSIGN Configuration428FSMINPER (Frequency Scaling<br>Minimum Period)192FWDT Configuration431I2CxCONH (I2Cx Control High)331I2CxCONL (I2Cx Control Low)329I2CxMSK (I2Cx Slave Mode Address Mask)333I2CxSTAT (I2Cx Status)332IBIASCONH (Current Bias Generator Current<br>Source Control High)395   |
| FOSCSEL Configuration       429         FPOR Configuration       432         FSCL (Frequency Scale)       192         FSEC Configuration       427         FSIGN Configuration       428         FSMINPER (Frequency Scaling       192         Minimum Period)       192         FWDT Configuration       431         I2CxCONH (I2Cx Control High)       331         I2CxCONL (I2Cx Control Low)       329         I2CxMSK (I2Cx Slave Mode Address Mask)       333         I2CxSTAT (I2Cx Status)       332         IBIASCONH (Current Bias Generator Current Source Control High)       395         IBIASCONL (Current Bias Generator Current       395  |
| FOSCSEL Configuration       429         FPOR Configuration       432         FSCL (Frequency Scale)       192         FSEC Configuration       427         FSIGN Configuration       428         FSMINPER (Frequency Scaling       192         Minimum Period)       192         FWDT Configuration       431         I2CxCONH (I2Cx Control High)       331         I2CxCONL (I2Cx Control Low)       329         I2CxMSK (I2Cx Slave Mode Address Mask)       333         I2CxSTAT (I2Cx Status)       332         IBIASCONH (Current Bias Generator Current Source Control High)       395         IBIASCONL (Current Bias Generator Current Source Control Low)       396  |
| FOSCSEL Configuration       429         FPOR Configuration       432         FSCL (Frequency Scale)       192         FSEC Configuration       427         FSIGN Configuration       428         FSMINPER (Frequency Scaling       192         Minimum Period)       192         FWDT Configuration       431         I2CxCONH (I2Cx Control High)       331         I2CxCONL (I2Cx Control Low)       329         I2CxMSK (I2Cx Slave Mode Address Mask)       333         I2CxSTAT (I2Cx Status)       332         IBIASCONH (Current Bias Generator Current Source Control High)       395         IBIASCONL (Current Bias Generator Current       395  |
| FOSCSEL Configuration       429         FPOR Configuration       432         FSCL (Frequency Scale)       192         FSEC Configuration       427         FSIGN Configuration       428         FSMINPER (Frequency Scaling       192         Minimum Period)       192         FWDT Configuration       431         I2CxCONH (I2Cx Control High)       331         I2CxCONL (I2Cx Control Low)       329         I2CxMSK (I2Cx Slave Mode Address Mask)       333         I2CxSTAT (I2Cx Status)       332         IBIASCONH (Current Bias Generator Current Source Control High)       395         IBIASCONL (Current Bias Generator Current Source Control Low)       396         INDXxCNTH (Index x Counter High)       280   |
| FOSCSEL Configuration429FPOR Configuration432FSCL (Frequency Scale)192FSEC Configuration427FSIGN Configuration428FSMINPER (Frequency Scaling<br>Minimum Period)192FWDT Configuration431I2CxCONH (I2Cx Control High)331I2CxCONL (I2Cx Control Low)329I2CxMSK (I2Cx Slave Mode Address Mask)333I2CxSTAT (I2Cx Status)332IBIASCONH (Current Bias Generator Current<br>Source Control Low)395IBIASCONL (Current Bias Generator Current<br>Source Control Low)396INDXxCNTH (Index x Counter High)280INDXxCNTL (Index x Counter Low)280  |
| FOSCSEL Configuration       429         FPOR Configuration       432         FSCL (Frequency Scale)       192         FSEC Configuration       427         FSIGN Configuration       428         FSMINPER (Frequency Scaling       192         Minimum Period)       192         FWDT Configuration       431         I2CxCONH (I2Cx Control High)       331         I2CxCONL (I2Cx Control Low)       329         I2CxMSK (I2Cx Slave Mode Address Mask)       333         I2CxSTAT (I2Cx Status)       332         IBIASCONH (Current Bias Generator Current Source Control High)       395         IBIASCONL (Current Bias Generator Current Source Control Low)       396         INDXxCNTH (Index x Counter High)       280         INDXxCNTL (Index x Counter Low)       280         INDXxHLD (Index x Counter Hold)       281 |
| FOSCSEL Configuration       429         FPOR Configuration       432         FSCL (Frequency Scale)       192         FSEC Configuration       427         FSIGN Configuration       428         FSMINPER (Frequency Scaling       192         Minimum Period)       192         FWDT Configuration       431         I2CxCONH (I2Cx Control High)       331         I2CxCONL (I2Cx Control Low)       329         I2CxMSK (I2Cx Slave Mode Address Mask)       333         I2CxSTAT (I2Cx Status)       332         IBIASCONH (Current Bias Generator Current Source Control High)       395         IBIASCONL (Current Bias Generator Current Source Control Low)       396         INDXxCNTH (Index x Counter High)       280         INDXxCNTL (Index x Counter Low)       280         INDXxHLD (Index x Counter Hold)       281 |
| FOSCSEL Configuration429FPOR Configuration432FSCL (Frequency Scale)192FSEC Configuration427FSIGN Configuration428FSMINPER (Frequency Scaling<br>Minimum Period)192FWDT Configuration431I2CxCONH (I2Cx Control High)331I2CxCONL (I2Cx Control Low)329I2CxMSK (I2Cx Slave Mode Address Mask)333I2CxSTAT (I2Cx Status)332IBIASCONH (Current Bias Generator Current<br>Source Control Low)395IBIASCONL (Current Bias Generator Current<br>Source Control Low)396INDXxCNTH (Index x Counter High)280INDXxCNTL (Index x Counter Hold)281INTCON1 (Interrupt Control 1)94  |
| FOSCSEL Configuration429FPOR Configuration432FSCL (Frequency Scale)192FSEC Configuration427FSIGN Configuration428FSMINPER (Frequency Scaling<br>Minimum Period)192FWDT Configuration431I2CxCONH (I2Cx Control High)331I2CxCONL (I2Cx Control Low)329I2CxMSK (I2Cx Slave Mode Address Mask)333I2CxSTAT (I2Cx Status)332IBIASCONH (Current Bias Generator Current<br>Source Control Low)395IBIASCONL (Current Bias Generator Current<br>Source Control Low)396INDXxCNTH (Index x Counter High)280INDXxCNTL (Index x Counter Hold)281INTCON1 (Interrupt Control 1)94INTCON2 (Interrupt Control 2)96   |
| FOSCSEL Configuration429FPOR Configuration432FSCL (Frequency Scale)192FSEC Configuration427FSIGN Configuration428FSMINPER (Frequency Scaling<br>Minimum Period)192FWDT Configuration431I2CxCONH (I2Cx Control High)331I2CxCONL (I2Cx Control Low)329I2CxMSK (I2Cx Slave Mode Address Mask)333I2CxSTAT (I2Cx Status)332IBIASCONH (Current Bias Generator Current<br>Source Control Low)395IBIASCONL (Current Bias Generator Current<br>Source Control Low)396INDXxCNTH (Index x Counter High)280INDXxCNTL (Index x Counter Hold)281INTCON1 (Interrupt Control 1)94  |
| FOSCSEL Configuration429FPOR Configuration432FSCL (Frequency Scale)192FSEC Configuration427FSIGN Configuration428FSMINPER (Frequency Scaling<br>Minimum Period)192FWDT Configuration431I2CxCONH (I2Cx Control High)331I2CxCONL (I2Cx Control Low)329I2CxMSK (I2Cx Slave Mode Address Mask)333I2CxSTAT (I2Cx Status)332IBIASCONH (Current Bias Generator Current<br>Source Control Low)395IBIASCONL (Current Bias Generator Current<br>Source Control Low)396INDXxCNTH (Index x Counter High)280INDXxCNTL (Index x Counter Hold)281INTCON1 (Interrupt Control 1)94INTCON2 (Interrupt Control 2)96INTCON3 (Interrupt Control 3)97  |
| FOSCSEL Configuration429FPOR Configuration432FSCL (Frequency Scale)192FSEC Configuration427FSIGN Configuration428FSMINPER (Frequency Scaling<br>Minimum Period)192FWDT Configuration431I2CxCONH (I2Cx Control High)331I2CxCONL (I2Cx Control Low)329I2CxMSK (I2Cx Slave Mode Address Mask)333I2CxSTAT (I2Cx Status)332IBIASCONH (Current Bias Generator Current<br>Source Control Low)395IBIASCONL (Current Bias Generator Current<br>Source Control Low)396INDXxCNTH (Index x Counter High)280INDXXCNTL (Index x Counter Hold)281INTCON1 (Interrupt Control 1)94INTCON3 (Interrupt Control 3)97INTCON4 (Interrupt Control 4)98  |
| FOSCSEL Configuration429FPOR Configuration432FSCL (Frequency Scale)192FSEC Configuration427FSIGN Configuration428FSMINPER (Frequency Scaling<br>Minimum Period)192FWDT Configuration431I2CxCONH (I2Cx Control High)331I2CxCONL (I2Cx Control Low)329I2CxMSK (I2Cx Slave Mode Address Mask)333I2CxSTAT (I2Cx Status)332IBIASCONH (Current Bias Generator Current<br>Source Control Low)395IBIASCONL (Current Bias Generator Current<br>Source Control Low)396INDXxCNTH (Index x Counter High)280INDXXCNTL (Index x Counter Hold)281INTCON1 (Interrupt Control 1)94INTCON3 (Interrupt Control 3)97INTCON4 (Interrupt Control 4)98INTTREG (Interrupt Control 4)99   |
| FOSCSEL Configuration429FPOR Configuration432FSCL (Frequency Scale)192FSEC Configuration427FSIGN Configuration428FSMINPER (Frequency Scaling<br>Minimum Period)192FWDT Configuration431I2CxCONH (I2Cx Control High)331I2CxCONL (I2Cx Control Low)329I2CxMSK (I2Cx Slave Mode Address Mask)333I2CxSTAT (I2Cx Status)332IBIASCONH (Current Bias Generator Current<br>Source Control Low)395IBIASCONL (Current Bias Generator Current<br>Source Control Low)396INDXxCNTH (Index x Counter High)280INDXXCNTL (Index x Counter Hold)281INTCON1 (Interrupt Control 1)94INTCON3 (Interrupt Control 3)97INTCON4 (Interrupt Control 4)98  |
| FOSCSEL Configuration429FPOR Configuration432FSCL (Frequency Scale)192FSEC Configuration427FSIGN Configuration428FSMINPER (Frequency Scaling<br>Minimum Period)192FWDT Configuration431I2CxCONH (I2Cx Control High)331I2CxCONL (I2Cx Control Low)329I2CxMSK (I2Cx Slave Mode Address Mask)333I2CxSTAT (I2Cx Status)332IBIASCONH (Current Bias Generator Current<br>Source Control Low)395IBIASCONL (Current Bias Generator Current<br>Source Control Low)396INDXxCNTH (Index x Counter High)280INDXXCNTL (Index x Counter Hold)281INTCON1 (Interrupt Control 1)94INTCON3 (Interrupt Control 3)97INTCON4 (Interrupt Control 4)98INTREG (Interrupt Control 4)99INTXTMRH (Interval x Timer High)278   |
| FOSCSEL Configuration429FPOR Configuration432FSCL (Frequency Scale)192FSEC Configuration427FSIGN Configuration428FSMINPER (Frequency Scaling<br>Minimum Period)192FWDT Configuration431I2CxCONH (I2Cx Control High)331I2CxCONL (I2Cx Control Low)329I2CxMSK (I2Cx Slave Mode Address Mask)333I2CxSTAT (I2Cx Status)332IBIASCONH (Current Bias Generator Current<br>Source Control Low)395IBIASCONL (Current Bias Generator Current<br>Source Control Low)396INDXxCNTH (Index x Counter High)280INDXXCNTL (Index x Counter Hold)281INTCON1 (Interrupt Control 1)94INTCON3 (Interrupt Control 3)97INTCON4 (Interrupt Control 4)98INTTREG (Interrupt Control 4)99   |

| INTXxHLDL (Interval x Timer Hold Low)   | 279   |
|---|---|
| LATx (Output Data for PORTx)  |   |
| LFSR (Linear Feedback Shift)  | 201   |
| LOGCONy (Combinatorial PWM Logic  |   |
| Control y)  |   |
| MBISTCON (MBIST Control)  | 40  |
| MDC (Master Duty Cycle)   |   |
| MPER (Master Period)  | 194   |
| MPHASE (Master Phase)   |   |
| NVMADR (Nonvolatile Memory Lower Address)   |   |
| NVMADRU (Nonvolatile Memory Upper Address).   |   |
| NVMCON (Nonvolatile Memory (NVM) Control)   |   |
| NVMKEY (Nonvolatile Memory Key)   | 69  |
| NVMSRCADRH (NVM Source Data   |   |
| Address High)   | 70  |
| NVMSRCADRL (NVM Source Data   |   |
| Address Low)  | 70  |
| ODCx (Open-Drain Enable for PORTx)  |   |
| OSCCON (Oscillator Control)   | 166   |
| OSCTUN (FRC Oscillator Tuning)  | 171   |
| PCLKCON (PWM Clock Control)   | 191   |
| PGxCAP (PWM Generator x Capture)  | 221   |
| PGxCONH (PWM Generator x Control High)  | 203   |
| PGxCONL (PWM Generator x Control Low)   | 202   |
| PGxDC (PWM Generator x Duty Cycle)  | 217   |
| PGxDCA (PWM Generator x   |   |
| Duty Cycle Adjustment)  | 218   |
| PGxDTH (PWM Generator x Dead-Time High)   | 220   |
| PGxDTL (PWM Generator x Dead-Time Low)  | 220   |
| PGxEVTH (PWM Generator x Event High)  | 210   |
| PGxEVTL (PWM Generator x Event Low)   |   |
| PGxIOCONH (PWM Generator x  |   |
|   |   |
| I/O Control High)   | 208   |
| I/O Control High)<br>PGxIOCONL (PWM Generator x   | 208   |
| PGxIOCONL (PWM Generator x<br>I/O Control Low)  |   |
| PGxIOCONL (PWM Generator x<br>I/O Control Low)<br>PGxLEBH (PWM Generator x Leading-Edge   | 207   |
| PGxIOCONL (PWM Generator x  | 207   |
| PGxIOCONL (PWM Generator x<br>I/O Control Low)<br>PGxLEBH (PWM Generator x Leading-Edge   | 207   |
| PGxIOCONL (PWM Generator x<br>I/O Control Low)<br>PGxLEBH (PWM Generator x Leading-Edge<br>Blanking High)<br>PGxLEBL (PWM Generator x Leading-Edge<br>Blanking Low)   | 207<br>216<br>215   |
| PGxIOCONL (PWM Generator x<br>I/O Control Low)<br>PGxLEBH (PWM Generator x Leading-Edge<br>Blanking High)<br>PGxLEBL (PWM Generator x Leading-Edge<br>Blanking Low)<br>PGxPER (PWM Generator x Period)  | 207<br>216<br>215<br>218  |
| PGxIOCONL (PWM Generator x<br>I/O Control Low)<br>PGxLEBH (PWM Generator x Leading-Edge<br>Blanking High)<br>PGxLEBL (PWM Generator x Leading-Edge<br>Blanking Low)<br>PGxPER (PWM Generator x Period)<br>PGxPHASE (PWM Generator x Phase)  | 207<br>216<br>215<br>218<br>217   |
| PGxIOCONL (PWM Generator x<br>I/O Control Low)<br>PGxLEBH (PWM Generator x Leading-Edge<br>Blanking High)<br>PGxLEBL (PWM Generator x Leading-Edge<br>Blanking Low)<br>PGxPER (PWM Generator x Period)<br>PGxPHASE (PWM Generator x Phase)<br>PGxSTAT (PWM Generator x Status)  | 207<br>216<br>215<br>218<br>217<br>205  |
| PGxIOCONL (PWM Generator x<br>I/O Control Low)<br>PGxLEBH (PWM Generator x Leading-Edge<br>Blanking High)<br>PGxLEBL (PWM Generator x Leading-Edge<br>Blanking Low)<br>PGxPER (PWM Generator x Period)<br>PGxPHASE (PWM Generator x Phase)<br>PGxSTAT (PWM Generator x Status)<br>PGxTRIGA (PWM Generator x Trigger A)  | 207<br>216<br>215<br>218<br>217<br>205<br>219   |
| <ul> <li>PGxIOCONL (PWM Generator x<br/>I/O Control Low)</li> <li>PGxLEBH (PWM Generator x Leading-Edge<br/>Blanking High)</li> <li>PGxLEBL (PWM Generator x Leading-Edge<br/>Blanking Low)</li> <li>PGxPER (PWM Generator x Period)</li> <li>PGxPHASE (PWM Generator x Phase)</li> <li>PGxSTAT (PWM Generator x Status)</li> <li>PGxTRIGA (PWM Generator x Trigger A)</li> <li>PGxTRIGB (PWM Generator x Trigger B)</li> </ul>   | 207<br>216<br>215<br>218<br>217<br>205<br>219<br>219  |
| <ul> <li>PGxIOCONL (PWM Generator x<br/>I/O Control Low)</li> <li>PGxLEBH (PWM Generator x Leading-Edge<br/>Blanking High)</li> <li>PGxLEBL (PWM Generator x Leading-Edge<br/>Blanking Low)</li> <li>PGxPER (PWM Generator x Period)</li> <li>PGxPHASE (PWM Generator x Phase)</li> <li>PGxSTAT (PWM Generator x Status)</li> <li>PGxTRIGA (PWM Generator x Trigger A)</li> <li>PGxTRIGB (PWM Generator x Trigger B)</li> <li>PGxTRIGC (PWM Generator x Trigger C)</li> </ul>   | 207<br>216<br>215<br>218<br>217<br>205<br>219<br>219<br>219<br>219  |
| <ul> <li>PGxIOCONL (PWM Generator x<br/>I/O Control Low)</li> <li>PGxLEBH (PWM Generator x Leading-Edge<br/>Blanking High)</li> <li>PGxLEBL (PWM Generator x Leading-Edge<br/>Blanking Low)</li> <li>PGxPER (PWM Generator x Period)</li> <li>PGxPHASE (PWM Generator x Phase)</li> <li>PGxSTAT (PWM Generator x Status)</li> <li>PGxTRIGA (PWM Generator x Trigger A)</li> <li>PGxTRIGB (PWM Generator x Trigger B)</li> <li>PGxTRIGC (PWM Generator x PCI High)</li> </ul>  | 207<br>216<br>215<br>218<br>217<br>205<br>219<br>219<br>219<br>219<br>213   |
| <ul> <li>PGxIOCONL (PWM Generator x<br/>I/O Control Low)</li> <li>PGxLEBH (PWM Generator x Leading-Edge<br/>Blanking High)</li> <li>PGxLEBL (PWM Generator x Leading-Edge<br/>Blanking Low)</li> <li>PGxPER (PWM Generator x Period)</li> <li>PGxPHASE (PWM Generator x Phase)</li> <li>PGxSTAT (PWM Generator x Status)</li> <li>PGxTRIGA (PWM Generator x Trigger A)</li> <li>PGxTRIGB (PWM Generator x Trigger B)</li> <li>PGxTRIGC (PWM Generator x Trigger C)</li> </ul>   | 207<br>216<br>215<br>218<br>217<br>205<br>219<br>219<br>219<br>219<br>213   |
| <ul> <li>PGxIOCONL (PWM Generator x<br/>I/O Control Low)</li> <li>PGxLEBH (PWM Generator x Leading-Edge<br/>Blanking High)</li> <li>PGxLEBL (PWM Generator x Leading-Edge<br/>Blanking Low)</li> <li>PGxPER (PWM Generator x Period)</li> <li>PGxPHASE (PWM Generator x Phase)</li> <li>PGxSTAT (PWM Generator x Trigger A)</li> <li>PGxTRIGA (PWM Generator x Trigger A)</li> <li>PGxTRIGB (PWM Generator x Trigger B)</li> <li>PGxTRIGC (PWM Generator x Trigger C)</li> <li>PGxyPCIH (PWM Generator xy PCI High)</li> <li>PGxyPCIL (PWM Generator xy PCI Low)</li> <li>PLLDIV (PLL Output Divider)</li> </ul>  | 207<br>216<br>215<br>218<br>217<br>205<br>219<br>219<br>219<br>219<br>213<br>211<br>211<br>172  |
| <ul> <li>PGxIOCONL (PWM Generator x<br/>I/O Control Low)</li> <li>PGxLEBH (PWM Generator x Leading-Edge<br/>Blanking High)</li> <li>PGxLEBL (PWM Generator x Leading-Edge<br/>Blanking Low)</li> <li>PGxPER (PWM Generator x Period)</li> <li>PGxPHASE (PWM Generator x Phase)</li> <li>PGxSTAT (PWM Generator x Trigger A)</li> <li>PGxTRIGA (PWM Generator x Trigger A)</li> <li>PGxTRIGB (PWM Generator x Trigger B)</li> <li>PGxTRIGC (PWM Generator x Trigger C)</li> <li>PGxyPCIH (PWM Generator xy PCI High)</li> <li>PGxyPCIL (PWM Generator xy PCI Low)</li> <li>PLLDIV (PLL Output Divider)</li> <li>PLLFBD (PLL Feedback Divider)</li> </ul>   | 207<br>216<br>215<br>218<br>217<br>205<br>219<br>219<br>219<br>219<br>213<br>211<br>172<br>170  |
| <ul> <li>PGxIOCONL (PWM Generator x<br/>I/O Control Low)</li> <li>PGxLEBH (PWM Generator x Leading-Edge<br/>Blanking High)</li> <li>PGxLEBL (PWM Generator x Leading-Edge<br/>Blanking Low)</li> <li>PGxPER (PWM Generator x Period)</li> <li>PGxPHASE (PWM Generator x Phase)</li> <li>PGxTAT (PWM Generator x Trigger A)</li> <li>PGxTRIGA (PWM Generator x Trigger A)</li> <li>PGxTRIGB (PWM Generator x Trigger B)</li> <li>PGxTRIGC (PWM Generator x Trigger C)</li> <li>PGxyPCIH (PWM Generator xy PCI High)</li> <li>PGxyPCIL (PWM Generator xy PCI Low)</li> <li>PLLDIV (PLL Output Divider)</li> <li>PMD1 (PMD1 Control)</li> </ul>  | 207<br>216<br>215<br>218<br>217<br>205<br>219<br>219<br>219<br>219<br>219<br>213<br>211<br>172<br>170<br>416  |
| <ul> <li>PGxIOCONL (PWM Generator x<br/>I/O Control Low)</li> <li>PGxLEBH (PWM Generator x Leading-Edge<br/>Blanking High)</li> <li>PGxLEBL (PWM Generator x Leading-Edge<br/>Blanking Low)</li> <li>PGxPER (PWM Generator x Period)</li> <li>PGxPHASE (PWM Generator x Phase)</li> <li>PGxTAT (PWM Generator x Trigger A)</li> <li>PGxTRIGA (PWM Generator x Trigger A)</li> <li>PGxTRIGB (PWM Generator x Trigger B)</li> <li>PGxTRIGC (PWM Generator x Trigger C)</li> <li>PGxYPCIH (PWM Generator xy PCI High)</li> <li>PGxyPCIL (PWM Generator xy PCI Low)</li> <li>PLLDIV (PLL Output Divider)</li> <li>PLLFBD (PLL Feedback Divider)</li> <li>PMD1 (PMD1 Control)</li> <li>PMD2 (PMD2 Control)</li> </ul>  | 207<br>216<br>215<br>218<br>217<br>205<br>219<br>219<br>219<br>219<br>219<br>213<br>211<br>172<br>170<br>416<br>417   |
| <ul> <li>PGxIOCONL (PWM Generator x<br/>I/O Control Low)</li> <li>PGxLEBH (PWM Generator x Leading-Edge<br/>Blanking High)</li> <li>PGxLEBL (PWM Generator x Leading-Edge<br/>Blanking Low)</li> <li>PGxPER (PWM Generator x Period)</li> <li>PGxPHASE (PWM Generator x Phase)</li> <li>PGxTAT (PWM Generator x Trigger A)</li> <li>PGxTRIGA (PWM Generator x Trigger A)</li> <li>PGxTRIGB (PWM Generator x Trigger B)</li> <li>PGxTRIGC (PWM Generator x Trigger C)</li> <li>PGxyPCIH (PWM Generator xy PCI High)</li> <li>PGxyPCIL (PWM Generator xy PCI Low)</li> <li>PLLDIV (PLL Output Divider)</li> <li>PMD1 (PMD1 Control)</li> </ul>  | 207<br>216<br>215<br>218<br>217<br>205<br>219<br>219<br>219<br>219<br>219<br>213<br>211<br>172<br>170<br>416<br>417   |
| <ul> <li>PGxIOCONL (PWM Generator x<br/>I/O Control Low)</li> <li>PGxLEBH (PWM Generator x Leading-Edge<br/>Blanking High)</li> <li>PGxLEBL (PWM Generator x Leading-Edge<br/>Blanking Low)</li> <li>PGxPER (PWM Generator x Period)</li> <li>PGxPHASE (PWM Generator x Phase)</li> <li>PGxTAT (PWM Generator x Trigger A)</li> <li>PGxTRIGA (PWM Generator x Trigger A)</li> <li>PGxTRIGB (PWM Generator x Trigger B)</li> <li>PGxTRIGC (PWM Generator x Trigger C)</li> <li>PGxYPCIH (PWM Generator xy PCI High)</li> <li>PGxyPCIL (PWM Generator xy PCI Low)</li> <li>PLLDIV (PLL Output Divider)</li> <li>PLLFBD (PLL Feedback Divider)</li> <li>PMD1 (PMD1 Control)</li> <li>PMD3 (PMD3 Control)</li> <li>PMD4 (PMD4 Control)</li> </ul>   | 207<br>216<br>215<br>218<br>217<br>205<br>219<br>219<br>219<br>219<br>219<br>219<br>213<br>211<br>172<br>170<br>416<br>417<br>418<br>419  |
| <ul> <li>PGxIOCONL (PWM Generator x<br/>I/O Control Low)</li> <li>PGxLEBH (PWM Generator x Leading-Edge<br/>Blanking High)</li> <li>PGxLEBL (PWM Generator x Leading-Edge<br/>Blanking Low)</li> <li>PGxPER (PWM Generator x Period)</li> <li>PGxPHASE (PWM Generator x Phase)</li> <li>PGxTAT (PWM Generator x Trigger A)</li> <li>PGxTRIGA (PWM Generator x Trigger A)</li> <li>PGxTRIGB (PWM Generator x Trigger B)</li> <li>PGxTRIGC (PWM Generator x Trigger C)</li> <li>PGxyPCIH (PWM Generator xy PCI High)</li> <li>PGxyPCIL (PWM Generator xy PCI Low)</li> <li>PLLDIV (PLL Output Divider)</li> <li>PLLFBD (PLL Feedback Divider)</li> <li>PMD1 (PMD1 Control)</li> <li>PMD3 (PMD3 Control)</li> <li>PMD4 (PMD4 Control)</li> <li>PMD6 (PMD6 Control)</li> </ul>  | 207<br>216<br>215<br>218<br>217<br>205<br>219<br>219<br>219<br>219<br>219<br>219<br>213<br>211<br>172<br>170<br>416<br>417<br>418<br>419<br>420   |
| <ul> <li>PGxIOCONL (PWM Generator x</li> <li>I/O Control Low)</li> <li>PGxLEBH (PWM Generator x Leading-Edge<br/>Blanking High)</li> <li>PGxLEBL (PWM Generator x Leading-Edge<br/>Blanking Low)</li> <li>PGxPER (PWM Generator x Period)</li> <li>PGxPHASE (PWM Generator x Phase)</li> <li>PGxTRIGA (PWM Generator x Thisger A)</li> <li>PGxTRIGA (PWM Generator x Trigger A)</li> <li>PGxTRIGB (PWM Generator x Trigger B)</li> <li>PGxTRIGC (PWM Generator x Trigger C)</li> <li>PGxPCIL (PWM Generator x PCI High)</li> <li>PGxPCIL (PWM Generator x PCI High)</li> <li>PLLFBD (PLL Feedback Divider)</li> <li>PMD1 (PMD1 Control)</li> <li>PMD2 (PMD2 Control)</li> <li>PMD4 (PMD4 Control)</li> <li>PMD7 (PMD7 Control)</li> </ul>   | 207<br>216<br>215<br>218<br>217<br>205<br>219<br>219<br>219<br>219<br>219<br>213<br>211<br>170<br>416<br>417<br>418<br>419<br>420<br>421  |
| <ul> <li>PGxIOCONL (PWM Generator x</li> <li>I/O Control Low)</li> <li>PGxLEBH (PWM Generator x Leading-Edge<br/>Blanking High)</li> <li>PGxLEBL (PWM Generator x Leading-Edge<br/>Blanking Low)</li> <li>PGxPER (PWM Generator x Period)</li> <li>PGxPHASE (PWM Generator x Phase)</li> <li>PGxTRIGA (PWM Generator x Thisger A)</li> <li>PGxTRIGA (PWM Generator x Trigger A)</li> <li>PGxTRIGB (PWM Generator x Trigger B)</li> <li>PGxTRIGB (PWM Generator x Trigger C)</li> <li>PGxPRICC (PWM Generator x PCI High)</li> <li>PGxyPCIL (PWM Generator x PCI High)</li> <li>PGxyPCIL (PWM Generator x PCI High)</li> <li>PLLFBD (PLL Feedback Divider)</li> <li>PMD1 (PMD1 Control)</li> <li>PMD2 (PMD2 Control)</li> <li>PMD4 (PMD4 Control)</li> <li>PMD6 (PMD6 Control)</li> <li>PMD7 (PMD7 Control)</li> <li>PMD8 (PMD8 Control)</li> </ul>  | 207<br>216<br>215<br>218<br>217<br>205<br>219<br>219<br>219<br>219<br>219<br>213<br>211<br>170<br>416<br>417<br>418<br>419<br>420<br>421  |
| <ul> <li>PGxIOCONL (PWM Generator x</li> <li>I/O Control Low)</li> <li>PGxLEBH (PWM Generator x Leading-Edge<br/>Blanking High)</li> <li>PGxLEBL (PWM Generator x Leading-Edge<br/>Blanking Low)</li> <li>PGxPER (PWM Generator x Period)</li> <li>PGxPHASE (PWM Generator x Phase)</li> <li>PGxTRIGA (PWM Generator x Status)</li> <li>PGxTRIGA (PWM Generator x Trigger A)</li> <li>PGxTRIGB (PWM Generator x Trigger B)</li> <li>PGxTRIGC (PWM Generator x Trigger C)</li> <li>PGxPCIL (PWM Generator x PCI High)</li> <li>PGxPCIL (PWM Generator x PCI High)</li> <li>PGxPCIL (PWM Generator x PCI High)</li> <li>PLDIV (PLL Output Divider)</li> <li>PMD1 (PMD1 Control)</li> <li>PMD2 (PMD2 Control)</li> <li>PMD4 (PMD4 Control)</li> <li>PMD6 (PMD6 Control)</li> <li>PMD8 (PMD8 Control)</li> <li>PORTx (Input Data for PORTx)</li> </ul>  | 207<br>216<br>215<br>218<br>217<br>205<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>2110<br>417<br>417<br>418<br>420<br>420<br>421<br>420<br>421<br>420<br>420<br>421<br>420<br>420<br>421<br>420<br>421<br>420<br>421<br>420<br>421<br>420<br>421<br>420<br>421 |
| <ul> <li>PGxIOCONL (PWM Generator x</li> <li>I/O Control Low)</li> <li>PGxLEBH (PWM Generator x Leading-Edge<br/>Blanking High)</li> <li>PGxLEBL (PWM Generator x Leading-Edge<br/>Blanking Low)</li> <li>PGxPER (PWM Generator x Period)</li> <li>PGxPHASE (PWM Generator x Phase)</li> <li>PGxTRIGA (PWM Generator x Status)</li> <li>PGxTRIGA (PWM Generator x Trigger A)</li> <li>PGxTRIGB (PWM Generator x Trigger B)</li> <li>PGxTRIGC (PWM Generator x Trigger C)</li> <li>PGxPCIH (PWM Generator x PCI High)</li> <li>PGxyPCIL (PWM Generator xy PCI High)</li> <li>PGxPCIL (PWM Generator xy PCI High)</li> <li>PLIDIV (PLL Output Divider)</li> <li>PMD1 (PMD1 Control)</li> <li>PMD2 (PMD2 Control)</li> <li>PMD4 (PMD4 Control)</li> <li>PMD6 (PMD6 Control)</li> <li>PMD7 (PMD7 Control)</li> <li>PMD8 (PMD8 Control)</li> <li>PORTx (Input Data for PORTx)</li> <li>POSxCNTH (Position x Counter High)</li> </ul>   | 207<br>216<br>215<br>218<br>217<br>205<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>2117<br>417<br>417<br>418<br>420<br>420<br>421<br>420<br>420<br>421<br>420<br>420<br>421<br>422<br>105<br>274  |
| <ul> <li>PGxIOCONL (PWM Generator x</li> <li>I/O Control Low)</li> <li>PGxLEBH (PWM Generator x Leading-Edge<br/>Blanking High)</li> <li>PGxLEBL (PWM Generator x Leading-Edge<br/>Blanking Low)</li> <li>PGxPER (PWM Generator x Period)</li> <li>PGxPHASE (PWM Generator x Phase)</li> <li>PGxTRIGA (PWM Generator x Status)</li> <li>PGxTRIGA (PWM Generator x Trigger A)</li> <li>PGxTRIGB (PWM Generator x Trigger B)</li> <li>PGxTRIGB (PWM Generator x Trigger C)</li> <li>PGxPCIH (PWM Generator x y PCI High)</li> <li>PGxyPCIH (PWM Generator x y PCI High)</li> <li>PGxyPCIL (PWM Generator xy PCI High)</li> <li>PGxPCIL (PWM Generator xy PCI High)</li> <li>PGxPCIL (PUM Generator xy PCI Low)</li> <li>PLLDIV (PLL Output Divider)</li> <li>PMD1 (PMD1 Control)</li> <li>PMD2 (PMD2 Control)</li> <li>PMD4 (PMD4 Control)</li> <li>PMD6 (PMD6 Control)</li> <li>PMD7 (PMD7 Control)</li> <li>PMD8 (PMD8 Control)</li> <li>POSxCNTH (Position x Counter High)</li> <li>POSxCNTL (Position x Counter Low)</li> </ul>   | 207<br>216<br>215<br>218<br>217<br>205<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>211<br>417<br>417<br>418<br>420<br>421<br>422<br>105<br>274<br>274<br>274  |
| <ul> <li>PGxIOCONL (PWM Generator x</li> <li>I/O Control Low)</li> <li>PGxLEBH (PWM Generator x Leading-Edge<br/>Blanking High)</li> <li>PGxLEBL (PWM Generator x Leading-Edge<br/>Blanking Low)</li> <li>PGxPER (PWM Generator x Period)</li> <li>PGxPHASE (PWM Generator x Phase)</li> <li>PGxTRIGA (PWM Generator x Trigger A)</li> <li>PGxTRIGA (PWM Generator x Trigger A)</li> <li>PGxTRIGB (PWM Generator x Trigger B)</li> <li>PGxTRIGC (PWM Generator x Trigger C)</li> <li>PGxPCIL (PWM Generator x PCI High)</li> <li>PGxyPCIL (PWM Generator x PCI High)</li> <li>PGxPCIL (PWM Generator x PCI Low)</li> <li>PLLDIV (PLL Output Divider)</li> <li>PMD1 (PMD1 Control)</li> <li>PMD2 (PMD2 Control)</li> <li>PMD4 (PMD4 Control)</li> <li>PMD6 (PMD6 Control)</li> <li>PMD7 (PMD7 Control)</li> <li>PMD8 (PMD8 Control)</li> <li>POSxCNTH (Position x Counter High)</li> <li>POSxCNTL (Position x Counter Hold)</li> </ul>   | 207<br>216<br>215<br>218<br>217<br>205<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>211<br>417<br>417<br>420<br>422<br>422<br>105<br>274<br>274<br>274<br>274<br>274<br>274                       |
| <ul> <li>PGxIOCONL (PWM Generator x</li> <li>I/O Control Low)</li> <li>PGxLEBH (PWM Generator x Leading-Edge<br/>Blanking High)</li> <li>PGxLEBL (PWM Generator x Leading-Edge<br/>Blanking Low)</li> <li>PGxPER (PWM Generator x Period)</li> <li>PGxPHASE (PWM Generator x Phase)</li> <li>PGxTRIGA (PWM Generator x Trigger A)</li> <li>PGxTRIGA (PWM Generator x Trigger A)</li> <li>PGxTRIGB (PWM Generator x Trigger B)</li> <li>PGxTRIGB (PWM Generator x Trigger C)</li> <li>PGxPCIH (PWM Generator x PCI High)</li> <li>PGxPCIL (PWM Generator x PCI High)</li> <li>PGxPCIL (PWM Generator x PCI Low)</li> <li>PLLDIV (PLL Output Divider)</li> <li>PMD1 (PMD1 Control)</li> <li>PMD2 (PMD2 Control)</li> <li>PMD3 (PMD3 Control)</li> <li>PMD4 (PMD4 Control)</li> <li>PMD7 (PMD7 Control)</li> <li>PMD8 (PMD8 Control)</li> <li>PORTx (Input Data for PORTx)</li> <li>POSxCNTH (Position x Counter High)</li> <li>POSxCNTL (Position x Counter Hold)</li> <li>PTGADJ (PTG Adjust)</li> </ul>   | 207<br>216<br>215<br>218<br>217<br>205<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>211<br>416<br>419<br>422<br>422<br>274<br>274<br>274<br>274<br>275<br>386                       |
| <ul> <li>PGxIOCONL (PWM Generator x</li> <li>I/O Control Low)</li> <li>PGxLEBH (PWM Generator x Leading-Edge<br/>Blanking High)</li> <li>PGxLEBL (PWM Generator x Leading-Edge<br/>Blanking Low)</li> <li>PGxPER (PWM Generator x Period)</li> <li>PGxPHASE (PWM Generator x Phase)</li> <li>PGxTRIGA (PWM Generator x Trigger A)</li> <li>PGxTRIGA (PWM Generator x Trigger A)</li> <li>PGxTRIGB (PWM Generator x Trigger B)</li> <li>PGxTRIGB (PWM Generator x Trigger C)</li> <li>PGxPCIH (PWM Generator x y PCI High)</li> <li>PGxyPCIH (PWM Generator x y PCI High)</li> <li>PGxyPCIL (PWM Generator xy PCI Low)</li> <li>PLLDIV (PLL Output Divider)</li> <li>PMD1 (PMD1 Control)</li> <li>PMD2 (PMD2 Control)</li> <li>PMD4 (PMD4 Control)</li> <li>PMD6 (PMD6 Control)</li> <li>PMD7 (PMD7 Control)</li> <li>PMD8 (PMD8 Control)</li> <li>POSxCNTH (Position x Counter High)</li> <li>POSxCNTL (Position x Counter High)</li> <li>PGADJ (PTG Adjust)</li> <li>PTGBTE (PTG Broadcast Trigger Enable Low)</li> </ul>  | 207<br>216<br>215<br>218<br>217<br>205<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>211<br>417<br>410<br>422<br>105<br>274<br>274<br>275<br>386<br>382                                     |
| <ul> <li>PGxIOCONL (PWM Generator x</li> <li>I/O Control Low)</li> <li>PGxLEBH (PWM Generator x Leading-Edge<br/>Blanking High)</li> <li>PGxLEBL (PWM Generator x Leading-Edge<br/>Blanking Low)</li> <li>PGxPER (PWM Generator x Period)</li> <li>PGxPHASE (PWM Generator x Phase)</li> <li>PGxTRIGA (PWM Generator x Trigger A)</li> <li>PGxTRIGA (PWM Generator x Trigger A)</li> <li>PGxTRIGB (PWM Generator x Trigger B)</li> <li>PGxTRIGB (PWM Generator x Trigger C)</li> <li>PGxPRIGC (PWM Generator x PCI High)</li> <li>PGxPCIL (PWM Generator x PCI High)</li> <li>PGxPCIL (PWM Generator x PCI Low)</li> <li>PLLDIV (PLL Output Divider)</li> <li>PMD1 (PMD1 Control)</li> <li>PMD2 (PMD2 Control)</li> <li>PMD3 (PMD3 Control)</li> <li>PMD4 (PMD4 Control)</li> <li>PMD7 (PMD7 Control)</li> <li>PMD8 (PMD8 Control)</li> <li>PMD8 (PMD8 Control)</li> <li>PORTX (Input Data for PORTX)</li> <li>POSxCNTL (Position x Counter High)</li> <li>POSxCNTL (Position x Counter Hold)</li> <li>PTGADJ (PTG Adjust)</li> <li>PTGBTE (PTG Broadcast Trigger Enable Low)</li> <li>PTGBTEH (PTG Broadcast Trigger Enable High)</li> </ul> | 207<br>216<br>215<br>218<br>217<br>205<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>211<br>416<br>419<br>422<br>274<br>274<br>274<br>274<br>386<br>382<br>382                       |
| <ul> <li>PGxIOCONL (PWM Generator x</li> <li>I/O Control Low)</li> <li>PGxLEBH (PWM Generator x Leading-Edge<br/>Blanking High)</li> <li>PGxLEBL (PWM Generator x Leading-Edge<br/>Blanking Low)</li> <li>PGxPER (PWM Generator x Period)</li> <li>PGxPHASE (PWM Generator x Phase)</li> <li>PGxTRIGA (PWM Generator x Trigger A)</li> <li>PGxTRIGA (PWM Generator x Trigger A)</li> <li>PGxTRIGB (PWM Generator x Trigger B)</li> <li>PGxTRIGB (PWM Generator x Trigger C)</li> <li>PGxPCIH (PWM Generator x y PCI High)</li> <li>PGxyPCIH (PWM Generator x y PCI High)</li> <li>PGxyPCIL (PWM Generator xy PCI Low)</li> <li>PLLDIV (PLL Output Divider)</li> <li>PMD1 (PMD1 Control)</li> <li>PMD2 (PMD2 Control)</li> <li>PMD4 (PMD4 Control)</li> <li>PMD6 (PMD6 Control)</li> <li>PMD7 (PMD7 Control)</li> <li>PMD8 (PMD8 Control)</li> <li>POSxCNTH (Position x Counter High)</li> <li>POSxCNTL (Position x Counter High)</li> <li>PGADJ (PTG Adjust)</li> <li>PTGBTE (PTG Broadcast Trigger Enable Low)</li> </ul>  | 207<br>216<br>215<br>218<br>217<br>205<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>219<br>211<br>416<br>412<br>422<br>274<br>274<br>386<br>382<br>385                |

| PTGCON (PTG Control/Status High)                      |       |
|---|-------|
| PTGCST (PTG Control/Status Low)                       |       |
| PTGHOLD (PTG Hold)                                    |       |
| PTGL0 (PTG Literal 0)                                 |       |
| PTGQPTR (PTG Step Queue Pointer)                      | . 387 |
| PTGQUEn (PTG Step Queue n Pointer)                    | . 387 |
| PTGSDLIM (PTG Step Delay Limit)                       | . 384 |
| PTGT0LIM (PTG Timer0 Limit)                           | . 383 |
| PTGT1LIM (PTG Timer1 Limit)                           |       |
| PWMEVTy (PWM Event Output Control y)                  |       |
| QEIxCON (QEIx Control)                                |       |
|   |       |
| QEIxGECH (QEIx Greater Than or Equal<br>Compare High) | . 284 |
| QEIxGECL (QEIx Greater Than or Equal                  |       |
| Compare Low)  | . 284 |
| QEIxICH (QEIx Initialization/Capture High)            | . 282 |
| QEIxICL (QEIx Initialization/Capture Low)             |       |
| QEIxIOC (QEIx I/O Control)                            |       |
| QEIxIOCH (QEIx I/O Control High)                      |       |
| QEIxLECH (QEIx Less Than or Equal                     |       |
| Compare High)   | . 283 |
| QEIxLECL (QEIx Less Than or Equal                     |       |
| Compare Low)  | . 283 |
| QEIxSTAT (QEIx Status)                                |       |
| RCON (Reset Control)                                  | 79    |
| REFOCONH (Reference Clock Control High)               |       |
| REFOCONL (Reference Clock Control Low)                |       |
| REFOTRIM (Reference Oscillator Trim)                  |       |
| RPCON (Peripheral Remapping Configuration)            |       |
| RPINR0 (Peripheral Pin Select Input 0)                |       |
| RPINR1 (Peripheral Pin Select Input 1)                |       |
| RPINR11 (Peripheral Pin Select Input 11)              |       |
| RPINR12 (Peripheral Pin Select Input 12)              |       |
| RPINR13 (Peripheral Pin Select Input 13)              |       |
| RPINR14 (Peripheral Pin Select Input 14)              | . 131 |
| RPINR15 (Peripheral Pin Select Input 15)              |       |
| RPINR16 (Peripheral Pin Select Input 16)              |       |
| RPINR17 (Peripheral Pin Select Input 17)              | . 132 |
| RPINR18 (Peripheral Pin Select Input 18)              |       |
| RPINR19 (Peripheral Pin Select Input 19)              |       |
| RPINR2 (Peripheral Pin Select Input 2)                | . 126 |
| RPINR20 (Peripheral Pin Select Input 20)              |       |
| RPINR21 (Peripheral Pin Select Input 21)              |       |
| RPINR22 (Peripheral Pin Select Input 22)              | . 135 |
| RPINR23 (Peripheral Pin Select Input 23)              | . 135 |
| RPINR27 (Peripheral Pin Select Input 27)              | . 136 |
| RPINR29 (Peripheral Pin Select Input 29)              | . 136 |
| RPINR3 (Peripheral Pin Select Input 3)                | . 127 |
| RPINR30 (Peripheral Pin Select Input 30)              | . 137 |
| RPINR37 (Peripheral Pin Select Input 37)              | . 137 |
| RPINR38 (Peripheral Pin Select Input 38)              | . 138 |
| RPINR4 (Peripheral Pin Select Input 4)                | . 127 |
| RPINR42 (Peripheral Pin Select Input 42)              | . 138 |
| RPINR43 (Peripheral Pin Select Input 43)              | . 139 |
| RPINR44 (Peripheral Pin Select Input 44)              |       |
| RPINR45 (Peripheral Pin Select Input 45)              | . 140 |
| RPINR46 (Peripheral Pin Select Input 46)              |       |
| RPINR47 (Peripheral Pin Select Input 47)              |       |
| RPINR48 (Peripheral Pin Select Input 48)              | . 141 |
| RPINR49 (Peripheral Pin Select Input 49)              |       |
| RPINR5 (Peripheral Pin Select Input 5)                |       |
| RPINR6 (Peripheral Pin Select Input 6)                | . 128 |

| RPINR7 (Peripheral Pin Select Input 7)  | . 129   |
|---|---|
| RPOR0 (Peripheral Pin Select Output 0)  |   |
|   |   |
| RPOR1 (Peripheral Pin Select Output 1)  |   |
| RPOR10 (Peripheral Pin Select Output 10)  | 148   |
| RPOR11 (Peripheral Pin Select Output 11)  | . 148   |
| RPOR12 (Peripheral Pin Select Output 12)  |   |
| RPOR13 (Peripheral Pin Select Output 13)  |   |
|   |   |
| RPOR14 (Peripheral Pin Select Output 14)  |   |
| RPOR15 (Peripheral Pin Select Output 15)  | 150   |
| RPOR16 (Peripheral Pin Select Output 16)  | . 151   |
| RPOR17 (Peripheral Pin Select Output 17)  |   |
|   |   |
| RPOR18 (Peripheral Pin Select Output 18)  |   |
| RPOR19 (Peripheral Pin Select Output 19)  |   |
| RPOR2 (Peripheral Pin Select Output 2)  | 144   |
| RPOR3 (Peripheral Pin Select Output 3)  | 144   |
| RPOR4 (Peripheral Pin Select Output 4)  |   |
|   |   |
| RPOR5 (Peripheral Pin Select Output 5)  |   |
| RPOR6 (Peripheral Pin Select Output 6)  | 146   |
| RPOR7 (Peripheral Pin Select Output 7)  | 146   |
| RPOR8 (Peripheral Pin Select Output 8)  | . 147   |
| RPOR9 (Peripheral Pin Select Output 9)  |   |
|   |   |
| SENTxCON1 (SENTx Control 1)   |   |
| SENTxDATH (SENTx Receive Data High)   | 343   |
| SENTxDATL (SENTx Receive Data Low)  | . 343   |
| SENTxSTAT (SENTx Status)  |   |
| · · · · · · · · · · · · · · · · · · ·   |   |
| SLPxCONH (DACx Slope Control High)  |   |
| SLPxCONL (DACx Slope Control Low)   |   |
| SLPxDAT (DACx Slope Data)   | 263   |
| SPIxCON1H (SPIx Control 1 High)   | 314   |
| SPIxCON1L (SPIx Control 1 Low)  |   |
| SPIxCON2L (SPIx Control 2 Low)  |   |
| · · · · · · · · · · · · · · · · · · ·   | 510   |
|   | 004   |
| SPIxIMSKH (SPIx Interrupt Mask High)  |   |
| SPIxIMSKH (SPIx Interrupt Mask High)<br>SPIxIMSKL (SPIx Interrupt Mask Low)   |   |
| SPIxIMSKL (SPIx Interrupt Mask Low)   | . 320   |
| SPIxIMSKL (SPIx Interrupt Mask Low)<br>SPIxSTATH (SPIx Status High)   | 320<br>319  |
| SPIxIMSKL (SPIx Interrupt Mask Low)<br>SPIxSTATH (SPIx Status High)<br>SPIxSTATL (SPIx Status Low)  | 320<br>319<br>317   |
| SPIxIMSKL (SPIx Interrupt Mask Low)<br>SPIxSTATH (SPIx Status High)<br>SPIxSTATL (SPIx Status Low)<br>SR (CPU STATUS)   | 320<br>319<br>317<br>28, 92   |
| SPIxIMSKL (SPIx Interrupt Mask Low)<br>SPIxSTATH (SPIx Status High)<br>SPIxSTATL (SPIx Status Low)<br>SR (CPU STATUS)   | 320<br>319<br>317<br>28, 92<br>346  |
| SPIxIMSKL (SPIx Interrupt Mask Low)         SPIxSTATH (SPIx Status High)         SPIxSTATL (SPIx Status Low)         SR (CPU STATUS)         2         T1CON (Timer1 Control)         TRISx (Output Enable for PORTx)   | 320<br>319<br>317<br>28, 92<br>346<br>105   |
| SPIxIMSKL (SPIx Interrupt Mask Low)<br>SPIxSTATH (SPIx Status High)<br>SPIxSTATL (SPIx Status Low)<br>SR (CPU STATUS)   | 320<br>319<br>317<br>28, 92<br>346<br>105   |
| SPIxIMSKL (SPIx Interrupt Mask Low)<br>SPIxSTATH (SPIx Status High)<br>SPIxSTATL (SPIx Status Low)<br>SR (CPU STATUS)   | 320<br>319<br>317<br>28, 92<br>346<br>105<br>296  |
| SPIxIMSKL (SPIx Interrupt Mask Low)         SPIxSTATH (SPIx Status High)         SPIxSTATL (SPIx Status Low)         SR (CPU STATUS)  | 320<br>319<br>317<br>28, 92<br>346<br>105<br>296<br>296   |
| SPIxIMSKL (SPIx Interrupt Mask Low)         SPIxSTATH (SPIx Status High)         SPIxSTATL (SPIx Status Low)         SR (CPU STATUS)         T1CON (Timer1 Control)         TRISx (Output Enable for PORTx)         UxBRG (UARTx Baud Rate)         UxBRGH (UARTx Baud Rate High)         UxINT (UARTx Interrupt)   | 320<br>319<br>317<br>28, 92<br>346<br>105<br>296<br>296<br>305  |
| SPIxIMSKL (SPIx Interrupt Mask Low)         SPIxSTATH (SPIx Status High)         SPIxSTATL (SPIx Status Low)         SR (CPU STATUS)  | 320<br>319<br>317<br>28, 92<br>346<br>105<br>296<br>296<br>305<br>288   |
| SPIxIMSKL (SPIx Interrupt Mask Low)         SPIxSTATH (SPIx Status High)         SPIxSTATL (SPIx Status Low)         SR (CPU STATUS)         T1CON (Timer1 Control)         TRISx (Output Enable for PORTx)         UxBRG (UARTx Baud Rate)         UxBRGH (UARTx Baud Rate High)         UxINT (UARTx Interrupt)         UxMODE (UARTx Configuration)         UxMODEH (UARTx Configuration High)   | 320<br>319<br>317<br>28, 92<br>346<br>105<br>296<br>296<br>305<br>288<br>290  |
| SPIxIMSKL (SPIx Interrupt Mask Low)         SPIxSTATH (SPIx Status High)         SPIxSTATL (SPIx Status Low)         SR (CPU STATUS)  | 320<br>319<br>317<br>28, 92<br>346<br>105<br>296<br>296<br>305<br>288<br>290  |
| SPIxIMSKL (SPIx Interrupt Mask Low)         SPIxSTATH (SPIx Status High)         SPIxSTATL (SPIx Status Low)         SR (CPU STATUS)         T1CON (Timer1 Control)         TRISx (Output Enable for PORTx)         UxBRG (UARTx Baud Rate)         UxBRGH (UARTx Baud Rate High)         UxINT (UARTx Interrupt)         UxMODE (UARTx Configuration)         UxMODEH (UARTx Timing Parameter 1)   | 320<br>319<br>317<br>28, 92<br>346<br>105<br>296<br>296<br>305<br>288<br>290<br>298   |
| SPIxIMSKL (SPIx Interrupt Mask Low)         SPIxSTATH (SPIx Status High)         SPIxSTATL (SPIx Status Low)         SR (CPU STATUS)         T1CON (Timer1 Control)         TRISx (Output Enable for PORTx)         UxBRG (UARTx Baud Rate)         UxBRGH (UARTx Baud Rate High)         UxINT (UARTx Interrupt)         UxMODE (UARTx Configuration)         UxMODEH (UARTx Timing Parameter 1)         UxP2 (UARTx Timing Parameter 2)   | 320<br>319<br>317<br>28, 92<br>346<br>105<br>296<br>296<br>305<br>288<br>290<br>298<br>299  |
| SPIxIMSKL (SPIx Interrupt Mask Low)         SPIxSTATH (SPIx Status High)         SPIxSTATL (SPIx Status Low)         SR (CPU STATUS)         T1CON (Timer1 Control)         TRISx (Output Enable for PORTx)         UxBRG (UARTx Baud Rate)         UxBRGH (UARTx Baud Rate High)         UxINT (UARTx Interrupt)         UxMODE (UARTx Configuration)         UxMODEH (UARTx Configuration High)         UxP1 (UARTx Timing Parameter 1)         UxP2 (UARTx Timing Parameter 3)   | 320<br>319<br>317<br>28, 92<br>346<br>296<br>296<br>296<br>298<br>290<br>298<br>299<br>300  |
| SPIxIMSKL (SPIx Interrupt Mask Low)         SPIxSTATH (SPIx Status High)         SPIxSTATL (SPIx Status Low)         SR (CPU STATUS)         T1CON (Timer1 Control)         TRISx (Output Enable for PORTx)         UxBRG (UARTx Baud Rate)         UxBRGH (UARTx Baud Rate High)         UxINT (UARTx Interrupt)         UxMODE (UARTx Configuration)         UxMODEH (UARTx Configuration High)         UxP1 (UARTx Timing Parameter 1)         UxP2 (UARTx Timing Parameter 3)         UxP3H (UARTx Timing Parameter 3 High)   | 320<br>319<br>317<br>28, 92<br>346<br>296<br>296<br>296<br>298<br>290<br>298<br>299<br>300<br>300   |
| SPIxIMSKL (SPIx Interrupt Mask Low)         SPIxSTATH (SPIx Status High)         SPIxSTATL (SPIx Status Low)         SR (CPU STATUS)         T1CON (Timer1 Control)         TRISx (Output Enable for PORTx)         UxBRG (UARTx Baud Rate)         UxBRGH (UARTx Baud Rate High)         UxINT (UARTx Interrupt)         UxMODE (UARTx Configuration)         UxMODEH (UARTx Configuration High)         UxP1 (UARTx Timing Parameter 1)         UxP2 (UARTx Timing Parameter 3)         UxP3H (UARTx Timing Parameter 3 High)         UxP3H (UARTx Timing Parameter 3 High)   | 320<br>319<br>317<br>28, 92<br>346<br>105<br>296<br>296<br>305<br>288<br>290<br>298<br>299<br>300<br>300<br>302   |
| SPIxIMSKL (SPIx Interrupt Mask Low)         SPIxSTATH (SPIx Status High)         SPIxSTATL (SPIx Status Low)         SR (CPU STATUS)         T1CON (Timer1 Control)         TRISx (Output Enable for PORTx)         UxBRG (UARTx Baud Rate)         UxBRGH (UARTx Baud Rate High)         UxINT (UARTx Interrupt)         UxMODE (UARTx Configuration)         UxMODEH (UARTx Configuration High)         UxP1 (UARTx Timing Parameter 1)         UxP2 (UARTx Timing Parameter 3)         UxP3H (UARTx Timing Parameter 3)         UxP3H (UARTx Receive Checksum)         UxRXCHK (UARTx Receive Buffer)  | 320<br>319<br>317<br>28, 92<br>346<br>105<br>296<br>296<br>305<br>288<br>290<br>298<br>299<br>300<br>300<br>302<br>297  |
| SPIxIMSKL (SPIx Interrupt Mask Low)         SPIxSTATH (SPIx Status High)         SPIxSTATL (SPIx Status Low)         SR (CPU STATUS)         T1CON (Timer1 Control)         TRISx (Output Enable for PORTx)         UxBRG (UARTx Baud Rate)         UxBRGH (UARTx Baud Rate High)         UxINT (UARTx Interrupt)         UxMODE (UARTx Configuration)         UxMODEH (UARTx Configuration High)         UxP1 (UARTx Timing Parameter 1)         UxP2 (UARTx Timing Parameter 3)         UxP3H (UARTx Timing Parameter 3)         UxP3H (UARTx Receive Checksum)         UxRXCHK (UARTx Receive Buffer)  | 320<br>319<br>317<br>28, 92<br>346<br>105<br>296<br>296<br>305<br>288<br>290<br>298<br>299<br>300<br>300<br>302<br>297  |
| SPIxIMSKL (SPIx Interrupt Mask Low)         SPIxSTATH (SPIx Status High)         SPIxSTATL (SPIx Status Low)         SR (CPU STATUS)         T1CON (Timer1 Control)         TRISx (Output Enable for PORTx)         UxBRG (UARTx Baud Rate)         UxBRGH (UARTx Baud Rate High)         UxINT (UARTx Interrupt)         UxMODE (UARTx Configuration)         UxMODEH (UARTx Configuration High)         UxP1 (UARTx Timing Parameter 1)         UxP2 (UARTx Timing Parameter 3)         UxP3H (UARTx Timing Parameter 3)         UxP3H (UARTx Timing Parameter 3)         UxRXCHK (UARTx Receive Checksum)         UxRXREG (UARTx Smart Card Configuration)   | 320<br>319<br>317<br>28, 92<br>346<br>105<br>296<br>296<br>305<br>288<br>290<br>300<br>300<br>300<br>302<br>297<br>303  |
| SPIxIMSKL (SPIx Interrupt Mask Low)         SPIxSTATH (SPIx Status High)         SPIxSTATL (SPIx Status Low)         SR (CPU STATUS)         T1CON (Timer1 Control)         TRISx (Output Enable for PORTx)         UxBRG (UARTx Baud Rate)         UxBRGH (UARTx Baud Rate High)         UxINT (UARTx Interrupt)         UxMODE (UARTx Configuration)         UxMODEH (UARTx Configuration High)         UxP1 (UARTx Timing Parameter 1)         UxP2 (UARTx Timing Parameter 2)         UxP3 (UARTx Timing Parameter 3)         UxP3H (UARTx Timing Parameter 3)         UxRXCHK (UARTx Receive Checksum)         UxRXREG (UARTx Smart Card Configuration)         UxSCINT (UARTx Smart Card Interrupt)   | 320<br>319<br>317<br>28, 92<br>346<br>105<br>296<br>296<br>305<br>288<br>290<br>305<br>288<br>290<br>300<br>300<br>300<br>302<br>303<br>304   |
| SPIxIMSKL (SPIx Interrupt Mask Low)         SPIxSTATH (SPIx Status High)         SPIxSTATL (SPIx Status Low)         SR (CPU STATUS)         T1CON (Timer1 Control)         TRISx (Output Enable for PORTx)         UxBRG (UARTx Baud Rate)         UxBRGH (UARTx Baud Rate High)         UxINT (UARTx Interrupt)         UxMODE (UARTx Configuration)         UxMODEH (UARTx Configuration High)         UxP1 (UARTx Timing Parameter 1)         UxP2 (UARTx Timing Parameter 2)         UxP3 (UARTx Timing Parameter 3)         UxP3H (UARTx Timing Parameter 3)         UxRXCHK (UARTx Receive Checksum)         UxRXREG (UARTx Smart Card Configuration)         UxSCINT (UARTx Status)   | 320<br>319<br>317<br>28, 92<br>346<br>105<br>296<br>296<br>305<br>288<br>290<br>300<br>300<br>300<br>300<br>302<br>304<br>304<br>292  |
| SPIxIMSKL (SPIx Interrupt Mask Low)         SPIxSTATH (SPIx Status High)         SPIxSTATL (SPIx Status Low)         SR (CPU STATUS)         T1CON (Timer1 Control)         TRISx (Output Enable for PORTx)         UxBRG (UARTx Baud Rate)         UxBRGH (UARTx Baud Rate)         UxMODE (UARTx Configuration)         UxMODE (UARTx Configuration High)         UxP1 (UARTx Timing Parameter 1)         UxP2 (UARTx Timing Parameter 2)         UxP3 (UARTx Timing Parameter 3)         UxP3H (UARTx Timing Parameter 3)         UxRXCHK (UARTx Receive Checksum)         UxRXREG (UARTx Smart Card Configuration)         UxSCINT (UARTx Status)         UxSTAH (UARTx Status High)  | 320<br>319<br>317<br>28, 92<br>346<br>105<br>296<br>296<br>305<br>288<br>290<br>305<br>288<br>290<br>300<br>300<br>300<br>302<br>303<br>304<br>292<br>294   |
| SPIxIMSKL (SPIx Interrupt Mask Low)         SPIxSTATH (SPIx Status High)         SPIxSTATL (SPIx Status Low)         SR (CPU STATUS)         T1CON (Timer1 Control)         TRISx (Output Enable for PORTx)         UxBRG (UARTx Baud Rate)         UxBRGH (UARTx Baud Rate High)         UxINT (UARTx Interrupt)         UxMODE (UARTx Configuration)         UxMODE (UARTx Configuration High)         UxP1 (UARTx Timing Parameter 1)         UxP2 (UARTx Timing Parameter 2)         UxP3 (UARTx Timing Parameter 3)         UxP3H (UARTx Timing Parameter 3)         UxRXCHK (UARTx Receive Checksum)         UxRXREG (UARTx Smart Card Configuration)         UxSCINT (UARTx Status)         UxSTAH (UARTx Status High)         UxSTAH (UARTx Transmit Checksum)  | 320<br>319<br>317<br>28, 92<br>346<br>105<br>296<br>296<br>305<br>288<br>290<br>300<br>300<br>300<br>300<br>300<br>302<br>304<br>292<br>301   |
| SPIxIMSKL (SPIx Interrupt Mask Low)         SPIxSTATH (SPIx Status High)         SPIxSTATL (SPIx Status Low)         SR (CPU STATUS)         T1CON (Timer1 Control)         TRISx (Output Enable for PORTx)         UxBRG (UARTx Baud Rate)         UxBRGH (UARTx Baud Rate)         UxMODE (UARTx Configuration)         UxMODE (UARTx Configuration High)         UxP1 (UARTx Timing Parameter 1)         UxP2 (UARTx Timing Parameter 2)         UxP3 (UARTx Timing Parameter 3)         UxP3H (UARTx Timing Parameter 3)         UxRXCHK (UARTx Receive Checksum)         UxRXREG (UARTx Smart Card Configuration)         UxSCINT (UARTx Status)         UxSTAH (UARTx Status High)  | 320<br>319<br>317<br>28, 92<br>346<br>105<br>296<br>296<br>305<br>288<br>290<br>300<br>300<br>300<br>300<br>300<br>302<br>304<br>292<br>301   |
| SPIxIMSKL (SPIx Interrupt Mask Low)         SPIxSTATH (SPIx Status High)         SPIxSTATL (SPIx Status Low)         SR (CPU STATUS)         T1CON (Timer1 Control)         TRISx (Output Enable for PORTx)         UxBRG (UARTx Baud Rate)         UxBRGH (UARTx Baud Rate)         UxMODE (UARTx Configuration)         UxMODE (UARTx Configuration)         UxMODEH (UARTx Configuration High)         UxP1 (UARTx Timing Parameter 1)         UxP2 (UARTx Timing Parameter 2)         UxP3 (UARTx Timing Parameter 3)         UxP3H (UARTx Timing Parameter 3)         UxRXCHK (UARTx Receive Checksum)         UxRXREG (UARTx Smart Card Configuration)         UxSCINT (UARTx Status)         UxSTAH (UARTx Status)         UxSTAH (UARTx Transmit Checksum)  | 320<br>319<br>317<br>28, 92<br>346<br>105<br>296<br>296<br>296<br>305<br>288<br>290<br>305<br>288<br>290<br>300<br>300<br>300<br>300<br>302<br>304<br>292<br>301<br>297   |
| SPIxIMSKL (SPIx Interrupt Mask Low)         SPIxSTATH (SPIx Status High)         SPIxSTATL (SPIx Status Low)         SR (CPU STATUS)         2         T1CON (Timer1 Control)         TRISx (Output Enable for PORTx)         UxBRG (UARTx Baud Rate)         UxBRG (UARTx Baud Rate)         UxBRG (UARTx Configuration)         UxMODE (UARTx Configuration)         UxMODE (UARTx Configuration)         UxMODE (UARTx Timing Parameter 1)         UxP2 (UARTx Timing Parameter 2)         UxP3 (UARTx Timing Parameter 3)         UxP3H (UARTx Timing Parameter 3)         UxP3H (UARTx Timing Parameter 3)         UxRXCHK (UARTx Receive Checksum)         UxSCCON (UARTx Smart Card Configuration)         UxSTA (UARTx Status)         UxSTAH (UARTx Status High)         UxTXCHK (UARTx Transmit Checksum)         UxTXREG (UARTx Transmit Buffer)         VELXCNT (Velocity x Counter)  | 320<br>319<br>317<br>28, 92<br>346<br>105<br>296<br>296<br>296<br>296<br>298<br>299<br>300<br>300<br>302<br>304<br>297<br>301<br>297<br>276   |
| SPIxIMSKL (SPIx Interrupt Mask Low)         SPIxSTATH (SPIx Status High)         SPIxSTATL (SPIx Status Low)         SR (CPU STATUS)         2         T1CON (Timer1 Control)         TRISx (Output Enable for PORTx)         UxBRG (UARTx Baud Rate)         UxBRGH (UARTx Baud Rate)         UxBRGH (UARTx Configuration)         UxMODE (UARTx Configuration)         UxMODE (UARTx Configuration)         UxP1 (UARTx Timing Parameter 1)         UxP2 (UARTx Timing Parameter 3)         UxP3H (UARTx Timing Parameter 3)         UxP3H (UARTx Timing Parameter 3)         UxRXCHK (UARTx Receive Checksum)         UxRXCON (UARTx Smart Card Configuration)         UxSTA (UARTx Status)         UxSTAH (UARTx Status High)         UxTXCHK (UARTx Transmit Checksum)         UxTXREG (UARTx Transmit Buffer)         VELXCNT (Velocity x Counter)  | 320<br>319<br>317<br>28, 92<br>346<br>105<br>296<br>296<br>296<br>305<br>288<br>290<br>305<br>288<br>299<br>300<br>300<br>302<br>304<br>297<br>201<br>297<br>276<br>276<br>276                                    |
| SPIxIMSKL (SPIx Interrupt Mask Low)         SPIxSTATH (SPIx Status High)         SPIxSTATL (SPIx Status Low)         SR (CPU STATUS)         2         T1CON (Timer1 Control)         TRISx (Output Enable for PORTx)         UxBRG (UARTx Baud Rate)         UxBRG (UARTx Baud Rate)         UxBRG (UARTx Configuration)         UxNODE (UARTx Configuration)         UxMODE (UARTx Configuration)         UxP1 (UARTx Timing Parameter 1)         UxP2 (UARTx Timing Parameter 3)         UxP3H (UARTx Timing Parameter 3)         UxP3H (UARTx Timing Parameter 3)         UxRXCHK (UARTx Receive Checksum)         UxSCON (UARTx Smart Card Configuration)         UxSTAH (UARTx Status)         UxSTAH (UARTx Status)         UxTXCHK (UARTx Transmit Checksum)         UxTXREG (UARTx Transmit Buffer)         VELxCNT (Velocity x Counter)         VELXCNTH (Velocity x Counter High)  | 320<br>319<br>317<br>28, 92<br>346<br>105<br>296<br>296<br>296<br>296<br>298<br>299<br>300<br>300<br>300<br>300<br>300<br>300<br>300<br>300<br>300<br>300<br>304<br>297<br>294<br>297<br>276<br>277               |
| SPIxIMSKL (SPIx Interrupt Mask Low)         SPIxSTATH (SPIx Status High)         SPIxSTATL (SPIx Status Low)         SR (CPU STATUS)         2         T1CON (Timer1 Control)         TRISx (Output Enable for PORTx)         UxBRG (UARTx Baud Rate)         UxBRG (UARTx Baud Rate)         UxBRG (UARTx Configuration)         UxMODE (UARTx Configuration)         UxMODE (UARTx Configuration)         UxP1 (UARTx Timing Parameter 1)         UxP2 (UARTx Timing Parameter 3)         UxP3 (UARTx Timing Parameter 3)         UxP3H (UARTx Timing Parameter 3)         UxRXCHK (UARTx Receive Checksum)         UxXCCON (UARTx Smart Card Configuration)         UxSTAH (UARTx Status)         UxSTAH (UARTx Status)         UXTXCHK (UARTx Transmit Checksum)         UXTXREG (UARTx Transmit Buffer)         VELxCNT (Velocity x Counter)         VELXCNTH (Velocity x Counter High)         VELXCNTH (Velocity x Counter Hold)   | 320<br>319<br>317<br>28, 92<br>346<br>105<br>296<br>296<br>296<br>296<br>298<br>299<br>300<br>300<br>300<br>300<br>300<br>300<br>300<br>300<br>300<br>304<br>297<br>294<br>201<br>297<br>276<br>277<br>443        |
| SPIxIMSKL (SPIx Interrupt Mask Low)         SPIxSTATH (SPIx Status High)         SPIxSTATL (SPIx Status Low)         SR (CPU STATUS)         T1CON (Timer1 Control)         TRISx (Output Enable for PORTx)         UxBRG (UARTx Baud Rate)         UxBRG (UARTx Baud Rate)         UxBRG (UARTx Baud Rate)         UxBRG (UARTx Configuration)         UxMODE (UARTx Configuration)         UxMODE (UARTx Configuration)         UxP1 (UARTx Timing Parameter 1)         UxP2 (UARTx Timing Parameter 3)         UxP3H (UARTx Timing Parameter 3)         UxP3H (UARTx Timing Parameter 3)         UxRXCHK (UARTx Receive Checksum)         UxSCON (UARTx Smart Card Interrupt)         UxSCINT (UARTx Status)         UxTXCHK (UARTx Transmit Card Interrupt)         UxSTAH (UARTx Transmit Buffer)         VELxCNT (Velocity x Counter)         VELxCNT (Velocity x Counter)         VELXCNTH (Velocity x Counter High)         VELXCNTH (Velocity x Counter High)         VELXCNTH (Velocity x Counter High) | 320<br>319<br>317<br>28, 92<br>346<br>105<br>296<br>296<br>296<br>296<br>298<br>299<br>300<br>300<br>300<br>300<br>300<br>300<br>300<br>300<br>300<br>300<br>300<br>303<br>304<br>297<br>276<br>277<br>443<br>447 |
| SPIxIMSKL (SPIx Interrupt Mask Low)         SPIxSTATH (SPIx Status High)         SPIxSTATL (SPIx Status Low)         SR (CPU STATUS)         2         T1CON (Timer1 Control)         TRISx (Output Enable for PORTx)         UxBRG (UARTx Baud Rate)         UxBRG (UARTx Baud Rate)         UxBRG (UARTx Configuration)         UxMODE (UARTx Configuration)         UxMODE (UARTx Configuration)         UxP1 (UARTx Timing Parameter 1)         UxP2 (UARTx Timing Parameter 3)         UxP3 (UARTx Timing Parameter 3)         UxP3H (UARTx Timing Parameter 3)         UxRXCHK (UARTx Receive Checksum)         UxXCCON (UARTx Smart Card Configuration)         UxSTAH (UARTx Status)         UxSTAH (UARTx Status)         UXTXCHK (UARTx Transmit Checksum)         UXTXREG (UARTx Transmit Buffer)         VELxCNT (Velocity x Counter)         VELXCNTH (Velocity x Counter High)         VELXCNTH (Velocity x Counter Hold)   | 320<br>319<br>317<br>28, 92<br>346<br>105<br>296<br>296<br>296<br>296<br>298<br>299<br>300<br>300<br>300<br>300<br>300<br>300<br>300<br>300<br>300<br>300<br>300<br>303<br>304<br>297<br>276<br>277<br>443<br>447 |

# dsPIC33CK64MP105 FAMILY

| Resets                               | 77  |
|--------------------------------------|-----|
| Brown-out Reset (BOR)                | 77  |
| Configuration Mismatch Reset (CM)    | 77  |
| Illegal Condition Reset (IOPUWR)     | 77  |
| Illegal Opcode                       | 77  |
| Security                             | 77  |
| Uninitialized W Register             | 77  |
| Master Clear (MCLR) Pin Reset        | 77  |
| Power-on Reset (POR)                 | 77  |
| RESET Instruction (SWR)              |     |
| Resources                            |     |
| Trap Conflict Reset (TRAPR)          | 77  |
| Watchdog Timer Time-out Reset (WDTO) | 77  |
| Revision History                     | 515 |

## S

| SENTx Protocol Data Frames            |    |
|---------------------------------------|----|
| Serial Peripheral Interface (SPI)     |    |
| Serial Peripheral Interface. See SPI. |    |
| SFR Blocks                            |    |
| 000h                                  | 41 |
| 100h                                  |    |
| 200h                                  |    |
| 300h-400h                             |    |
| 800h                                  |    |
| 900h                                  |    |
| A00h                                  |    |
|                                       |    |

| B00h                                       |     |
|--|-----|
| C00h                                       |     |
| D00h                                       |     |
| E00h                                       |     |
| F00h                                       | 50  |
| Single-Edge Nibble Transmission (SENT)     |     |
| Control/Status Registers                   |     |
| Receive Mode                               |     |
| Configuration                              | 338 |
| Transmit Mode                              |     |
| Configuration                              |     |
| Single-Edge Nibble Transmission for        |     |
| Automotive Applications                    |     |
| Single-Edge Nibble Transmission. See SENT. |     |
| Special Features of the CPU                |     |
| Control/Status Registers                   |     |

### Т

| •  |     |
|--|-----|
| Timer1                                     | 345 |
| Control Register                           | 346 |
| Timing Diagrams                            |     |
| BOR and Master Clear Reset Characteristics | 481 |
| Clock/Instruction Cycle                    | 162 |
| External Clock                             | 478 |
| High-Speed PWMx Characteristics            | 482 |
| I/O Characteristics                        | 477 |
| I2Cx Bus Data (Master Mode)                | 486 |
| I2Cx Bus Data (Slave Mode)                 |     |
| I2Cx Bus Start/Stop Bits (Master Mode)     | 486 |
| I2Cx Bus Start/Stop Bits (Slave Mode)      | 488 |
| QEI Interface Signals                      | 265 |
| SPIx Master Mode (CKE = 0) Characteristics | 483 |
| SPIx Master Mode (CKE = 1) Characteristics | 483 |
| SPIx Slave Mode (CKE = 0) Characteristics  | 484 |
| SPIx Slave Mode (CKE = 1) Characteristics  | 485 |
| UARTx Characteristics                      | 490 |

# U

| UART   |                   |
|--|-------------------|
| Architectural Overview2  | 286               |
| Character Frame 2  | 287               |
| Control/Status Registers 2   | 288               |
| Data Buffers 2   |                   |
| Protocol Extensions2   |                   |
| Unique Device Identifier (UDID)  | 36                |
| Unique Device Identifier. See UDID.                                      |                   |
| Universal Asynchronous Receiver  |                   |
| Transmitter (UART) 2   | 285               |
|  |                   |
| Universal Asynchronous Receiver Transmitter. See UART                    |                   |
|  | •                 |
| Universal Asynchronous Receiver Transmitter. See UART                    | •                 |
| Universal Asynchronous Receiver Transmitter. See UART<br>User OTP Memory | 142               |
| Universal Asynchronous Receiver Transmitter. See UART<br>User OTP Memory | 142               |
| Universal Asynchronous Receiver Transmitter. See UART<br>User OTP Memory | 142<br>142        |
| Universal Asynchronous Receiver Transmitter. See UART<br>User OTP Memory | 142<br>142<br>125 |

NOTES:

# THE MICROCHIP WEBSITE

Microchip provides online support via our WWW site at www.microchip.com. This website is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the website contains the following information:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

# CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip website at www.microchip.com. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

# **CUSTOMER SUPPORT**

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- · Local Sales Office
- Field Application Engineer (FAE)
- Technical Support

Customers should contact their distributor, representative or Field Application Engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the website at: http://microchip.com/support

# dsPIC33CK64MP105

NOTES:

# **PRODUCT IDENTIFICATION SYSTEM**

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

| Pin Count<br>Tape and Reel Flag<br>Temperature Range<br>Package |   | Examples:<br>dsPIC33CK64MP105-I/PT:<br>dsPIC33, Enhanced Performance,<br>64-Kbyte Program Memory, SMPS,<br>48-Pin, Industrial Temperature,<br>TQFP Package. |
|---|---|---|
| Architecture:   | 33 = 16-Bit Digital Signal Controller   |   |
| Product Group:  | MP = Motor Control/Power Supply   |   |
| Pin Count:  | 02 = 28-pin<br>03 = 36-pin<br>05 = 48-pin   |   |
| Temperature Range:  | I = $-40^{\circ}$ C to $+85^{\circ}$ C (Industrial)<br>E = $-40^{\circ}$ C to $+125^{\circ}$ C (Extended)   |   |
| Package:  | SS=Plastic Shrink Small Outline - (28-pin) 5.30 mm body (SSOP)2N=Ultra Thin Plastic Quad Flat, No Lead - (28-pin) 6x6 mm body (UQFN)M5=Ultra Thin Plastic Quad Flat, No Lead - (36-pin) 5x5 mm body (UQFN)PT=Thin Quad Flatpack - (48-pin) 7x7 mm body (TQFP)M4=Ultra Thin Plastic Quad Flat, No Lead - (48-pin) 6x6 mm body (UQFN) |   |

NOTES:

#### Note the following details of the code protection feature on Microchip devices:

- · Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.

# QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV = ISO/TS 16949=

#### Trademarks

The Microchip name and logo, the Microchip logo, AnyRate, AVR, AVR logo, AVR Freaks, BitCloud, chipKIT, chipKIT logo, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, Heldo, JukeBlox, KeeLoq, Kleer, LANCheck, LINK MD, maXStylus, maXTouch, MediaLB, megaAVR, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, Prochip Designer, QTouch, SAM-BA, SpyNIC, SST, SST Logo, SuperFlash, tinyAVR, UNI/O, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

ClockWorks, The Embedded Control Solutions Company, EtherSynch, Hyper Speed Control, HyperLight Load, IntelliMOS, mTouch, Precision Edge, and Quiet-Wire are registered trademarks of Microchip Technology Incorporated in the U.S.A. Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, BodyCom, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, INICnet, Inter-Chip Connectivity, JitterBlocker, KleerNet, KleerNet logo, memBrain, Mindi, MiWi, motorBench, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM, net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, SAM-ICE, Serial Quad I/O, SMART-I.S., SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2019, Microchip Technology Incorporated, All Rights Reserved. ISBN: 978-1-5224-4080-2



# **Worldwide Sales and Service**

#### AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://www.microchip.com/ support

Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Austin, TX Tel: 512-257-3370

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

**Chicago** Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

**Dallas** Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

**Detroit** Novi, MI Tel: 248-848-4000

Houston, TX Tel: 281-894-5983

Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453 Tel: 317-536-2380

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608 Tel: 951-273-7800

Raleigh, NC Tel: 919-844-7510

New York, NY Tel: 631-435-6000

San Jose, CA Tel: 408-735-9110 Tel: 408-436-4270

**Canada - Toronto** Tel: 905-695-1980 Fax: 905-695-2078

### ASIA/PACIFIC

Australia - Sydney Tel: 61-2-9868-6733

China - Beijing Tel: 86-10-8569-7000 China - Chengdu

Tel: 86-28-8665-5511 China - Chongqing Tel: 86-23-8980-9588

**China - Dongguan** Tel: 86-769-8702-9880

China - Guangzhou Tel: 86-20-8755-8029

China - Hangzhou Tel: 86-571-8792-8115

China - Hong Kong SAR Tel: 852-2943-5100

China - Nanjing Tel: 86-25-8473-2460

China - Qingdao Tel: 86-532-8502-7355

China - Shanghai Tel: 86-21-3326-8000

China - Shenyang Tel: 86-24-2334-2829

China - Shenzhen Tel: 86-755-8864-2200

China - Suzhou Tel: 86-186-6233-1526

**China - Wuhan** Tel: 86-27-5980-5300

China - Xian Tel: 86-29-8833-7252

China - Xiamen Tel: 86-592-2388138 China - Zhuhai

Tel: 86-756-3210040

### ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444

India - New Delhi Tel: 91-11-4160-8631 India - Pune

Tel: 91-20-4121-0141 Japan - Osaka

Tel: 81-6-6152-7160

Japan - Tokyo Tel: 81-3-6880- 3770 Korea - Daegu

Tel: 82-53-744-4301 Korea - Seoul

Tel: 82-2-554-7200

Malaysia - Kuala Lumpur Tel: 60-3-7651-7906

Malaysia - Penang Tel: 60-4-227-8870

Philippines - Manila Tel: 63-2-634-9065

Singapore Tel: 65-6334-8870

Taiwan - Hsin Chu Tel: 886-3-577-8366

Taiwan - Kaohsiung Tel: 886-7-213-7830

Taiwan - Taipei Tel: 886-2-2508-8600

Thailand - Bangkok Tel: 66-2-694-1351

Vietnam - Ho Chi Minh Tel: 84-28-5448-2100

06 Germany - Heilbronn Tel: 49-7131-67-3636

Germany - Karlsruhe Tel: 49-721-625370

Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

EUROPE

Austria - Wels

Tel: 43-7242-2244-39

Tel: 45-4450-2828

Fax: 45-4485-2829

Tel: 358-9-4520-820

Tel: 33-1-69-53-63-20

Fax: 33-1-69-30-90-79

Germany - Garching

Tel: 49-2129-3766400

Tel: 49-8931-9700

Germany - Haan

Finland - Espoo

France - Paris

Fax: 43-7242-2244-393

Denmark - Copenhagen

**Germany - Rosenheim** Tel: 49-8031-354-560

Israel - Ra'anana Tel: 972-9-744-7705

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

**Italy - Padova** Tel: 39-049-7625286

**Netherlands - Drunen** Tel: 31-416-690399 Fax: 31-416-690340

Norway - Trondheim Tel: 47-7288-4388

Poland - Warsaw Tel: 48-22-3325737

Romania - Bucharest Tel: 40-21-407-87-50

**Spain - Madrid** Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

Sweden - Gothenberg Tel: 46-31-704-60-40

Sweden - Stockholm Tel: 46-8-5090-4654

**UK - Wokingham** Tel: 44-118-921-5800 Fax: 44-118-921-5820