

LT3021/LT3021-1.2/ LT3021-1.5/LT3021-1.8

500mA, Low Voltage, Very Low Dropout Linear Regulator

FEATURES

- V_{IN} Range: 0.9V to 10V
- Dropout Voltage: 160mV Typical
- Output Current: 500mA
- Adjustable Output (V_{REF} = V_{OUT(MIN)} = 200mV)
- Fixed Output Voltages: 1.2V, 1.5V, 1.8V
- Stable with Low ESR, Ceramic Output Capacitors (3.3µF Minimum)
- 0.2% Load Regulation from 0mA to 500mA
- Quiescent Current: 120µA (Typ)
- 3µA Typical Quiescent Current in Shutdown
- Current Limit Protection
- Reverse-Battery Protection
- No Reverse Current
- Thermal Limiting with Hysteresis
- 16-Pin DFN (5mm × 5mm) and 8-Lead SO Packages

APPLICATIONS

- Low Current Regulators
- Battery-Powered Systems
- Cellular Phones
- Pagers
- Wireless Modems

TYPICAL APPLICATION

1.8V to 1.5V, 500mA VLDO Regulator



DESCRIPTION

The LT[®]3021 is a very low dropout voltage (VLDOTM) linear regulator that operates from input supplies down to 0.9V. This device supplies 500mA of output current with a typical dropout voltage of 160mV. The LT3021 is ideal for low input voltage to low output voltage applications, providing comparable electrical efficiency to that of a switching regulator.

The LT3021 regulator optimizes stability and transient response with low ESR, ceramic output capacitors as small as 3.3μ E Other LT3021 features include 0.05% typical line regulation and 0.2% typical load regulation. In shutdown, quiescent current typically drops to 3μ A.

Internal protection circuitry includes reverse-battery protection, current limiting, thermal limiting with hysteresis, and reverse-current protection. The LT3021 is available as an adjustable output device with an output range down to the 200mV reference. Three fixed output voltages, 1.2V, 1.5V and 1.8V, are also available.

The LT3021 regulator is available in the low profile (0.75mm) 16-pin (5mm \times 5mm) DFN package with exposed pad and the 8-lead SO package.

Δ7, LT, LTC and LTM are registered trademarks of Linear Technology Corporation. VLDO is a trademark of Linear Technology Corporation. All other trademarks are the property of their respective owners.



Minimum Input Voltage

ABSOLUTE MAXIMUM RATINGS (Note 1)

IN Pin Voltage	±10V
OUT Pin Voltage	±10V
Input-to-Output Differential Voltage	
ADJ/SENSE Pin Voltage	±10V
SHDN Pin Voltage	±10V
Output Short-Circut Duration	

Operating Junction Temperature Range (E, I Grade)
(Notes 2, 3)–40°C to 125°C
Storage Temperature Range
DH–65°C to 125°C
S8–65°C to 150°C
Lead Temperature (Soldering, 10 sec, S8)

TOP VIEW TOP VIEW NC 16 NC NC 16 NC 1 11 NC 15 NC NC 15 NC 2 2 OUT 3 | 14 IN OUT 3 14 IN 13 OUT 4 13 NC OUT NC 4 17 17 IN 12 NC 12 NC IN 5 | 5 | III NC 11 NC NC 6 NC 6 ADJ 7 10 PGND SENSE 10 PGND 7 SHDN AGND 8 9 AGND 8 9 SHDN LT3021-ADJ LT3021-FIXED DH PACKAGE DH PACKAGE 16-LEAD (5mm × 5mm) PLASTIC DFN 16-LEAD (5mm × 5mm) PLASTIC DFN $T_{JMAX} = 125^{\circ}C, \theta_{JA} = 35^{\circ}C/W^*, \theta_{JC} = 3^{\circ}C/W^{**}$ EXPOSED PAD IS GND (PIN 17) CONNECT TO PINS 8, 10 $T_{JMAX} = 125^{\circ}C, \theta_{JA} = 35^{\circ}C/W^*, \theta_{JC} = 3^{\circ}C/W^{**}$ EXPOSED PAD IS GND (PIN 17) CONNECT TO PINS 8, 10 EXPOSED PAD MUST BE SOLDERED TO THE PCB EXPOSED PAD MUST BE SOLDERED TO THE PCB *SEE THE APPLICATIONS INFORMATION SECTION *SEE THE APPLICATIONS INFORMATION SECTION **MEASURED JUNCTION TO PIN 17 **MEASURED JUNCTION TO PIN 17 TOP VIEW TOP VIEW 8 IN NC 1 8 IN NC 1 7 NC 7 NC OUT 2 OUT 2 ADJ 3 6 PGND SENSE 3 6 PGND AGND 4 5 SHDN AGND 4 5 SHDN LT3021-ADJ LT3021-FIXED S8 PACKAGE S8 PACKAGE 8-LEAD PLASTIC SO 8-LEAD PLASTIC SO T_{JMAX} = 150°C, θ_{JA} = 125°C/W*, θ_{JC} = 40°C/W** *SEE THE APPLICATIONS INFORMATION SECTION **MEASURED JUNCTION TO PIN 6 T_{JMAX} = 150°C, θ_{JA} = 125°C/W*, θ_{JC} = 40°C/W** *SEE THE APPLICATIONS INFORMATION SECTION **MEASURED JUNCTION TO PIN 6

PIN CONFIGURATION





LT3021/LT3021-1.2/ LT3021-1.5/LT3021-1.8

ORDER INFORMAITON

LEAD FREE FINISH	TAPE AND REEL	PART MARKING*	PACKAGE DESCRIPTION	TEMPERATURE RANGE
LT3021EDH#PBF	LT3021EDH#TRPBF	3021	16-Lead (5mm × 5mm) Plastic DFN	-40°C to 125°C
LT3021EDH-1.2#PBF	LT3021EDH-1.2#TRPBF	302112	16-Lead (5mm × 5mm) Plastic DFN	-40°C to 125°C
LT3021EDH-1.5#PBF	LT3021EDH-1.5#TRPBF	302115	16-Lead (5mm × 5mm) Plastic DFN	-40°C to 125°C
LT3021EDH-1.8#PBF	LT3021EDH-1.8#TRPBF	302118	16-Lead (5mm × 5mm) Plastic DFN	-40°C to 125°C
LT3021ES8#PBF	LT3021ES8#TRPBF	3021	8-Lead Plastic SO	-40°C to 125°C
LT3021ES8-1.2#PBF	LT3021ES8-1.2#TRPBF	302112	8-Lead Plastic SO	-40°C to 125°C
LT3021ES8-1.5#PBF	LT3021ES8-1.5#TRPBF	302115	8-Lead Plastic SO	-40°C to 125°C
LT3021ES8-1.8#PBF	LT3021ES8-1.8#TRPBF	302118	8-Lead Plastic SO	-40°C to 125°C
LT3021IS8-1.8#PBF	LT3021IS8-1.8#TRPBF	302118	8-Lead Plastic SO	-40°C to 125°C
LEAD BASED FINISH	TAPE AND REEL	PART MARKING*	PACKAGE DESCRIPTION	TEMPERATURE RANGE
LT3021EDH	LT3021EDH#TR	3021	16-Lead (5mm × 5mm) Plastic DFN	-40°C to 125°C
LT3021EDH-1.2	LT3021EDH-1.2#TR	302112	16-Lead (5mm × 5mm) Plastic DFN	-40°C to 125°C
LT3021EDH-1.5	LT3021EDH-1.5#TR	302115	16-Lead (5mm × 5mm) Plastic DFN	-40°C to 125°C
LT3021EDH-1.8	LT3021EDH-1.8#TR	302118	16-Lead (5mm × 5mm) Plastic DFN	-40°C to 125°C
LT3021ES8	LT3021ES8#TR	3021	8-Lead Plastic SO	-40°C to 125°C
LT3021ES8-1.2	LT3021ES8-1.2#TR	302112	8-Lead Plastic SO	-40°C to 125°C
LT3021ES8-1.5	LT3021ES8-1.5#TR	302115	8-Lead Plastic SO	-40°C to 125°C
LT3021ES8-1.8	LT3021ES8-1.8#TR	302118	8-Lead Plastic SO	-40°C to 125°C
LT3021IS8-1.8	LT3021IS8-1.8#TR	302118	8-Lead Plastic SO	-40°C to 125°C

Consult LTC Marketing for parts specified with wider operating temperature ranges. *The temperature grade is identified by a label on the shipping container. For more information on lead free part marking, go to: http://www.linear.com/leadfree/

For more information on tape and reel specifications, go to: http://www.linear.com/tapeandreel/



ELECTRICAL CHARACTERISTICS The \bullet denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_J = 25^{\circ}$ C.

SYMBOL	CONDITIONS		MIN	ТҮР	MAX	UNITS
Minimum Input Voltage (Notes 5,14)	$I_{LOAD} = 500 \text{mA}, T_J > 0^{\circ}\text{C}$ $I_{LOAD} = 500 \text{mA}, T_J < 0^{\circ}\text{C}$			0.9 0.9	1.05 1.10	V V
ADJ Pin Voltage (Notes 4, 5)	V _{IN} = 1.5V, I _{LOAD} = 1mA 1.15V < V _{IN} < 10V, 1mA < I _{LOAD} < 500mA	•	196 193	200 200	204 206	mV mV
Regulated Output Voltage (Note 4)	LT3021-1.2 $V_{IN} = 1.5V, I_{LOAD} = 1mA$ $1.5V < V_{IN} < 10V, 1mA < I_{LOAD} < 500mA$	•	1.176 1.157	1.200 1.200	1.224 1.236	V V
	LT3021-1.5 $V_{IN} = 1.8V, I_{LOAD} = 1mA$ $1.8V < V_{IN} < 10V, 1mA < I_{LOAD} < 500mA$	•	1.470 1.447	1.500 1.500	1.530 1.545	V V
	LT3021-1.8 $V_{IN} = 2.1V, I_{LOAD} = 1mA$ 2.1V < $V_{IN} < 10V, 1mA < I_{LOAD} < 500mA$	•	1.764 1.737	1.800 1.800	1.836 1.854	V V
Line Regulation (Note 6)	$ \begin{array}{llllllllllllllllllllllllllllllllllll$	•	-1.75 -10.5 -13 -15.8	0 0 0 0	+1.75 10.5 13 15.8	mV mV mV mV
Load Regulation (Note 6)	$ \begin{array}{ll} LT3021 & V_{IN} = 1.15V, \ \Delta I_{LOAD} = 1 mA \ to \ 500 mA \\ LT3021-1.2 & V_{IN} = 1.5V, \ \Delta I_{LOAD} = 1 mA \ to \ 500 mA \\ LT3021-1.5 & V_{IN} = 1.8V, \ \Delta I_{LOAD} = 1 mA \ to \ 500 mA \\ LT3021-1.8 & V_{IN} = 2.1V, \ \Delta I_{LOAD} = 1 mA \ to \ 500 mA \\ \end{array} $		-2 -6 -7.5 -9	0.4 1 1.5 2	2 6 7.5 9	mV mV mV mV
Dropout Voltage (Notes 7, 12)	$I_{LOAD} = 10mA$ $I_{LOAD} = 10mA$	•		45	75 110	mV mV
	$I_{LOAD} = 500 \text{mA}$ $I_{LOAD} = 500 \text{mA}$	•		155	190 285	mV mV
GND Pin Current $V_{IN} = V_{OUT(NOMINAL)} + 0.4V$ (Notes 8, 12)	$I_{LOAD} = 0mA$ $I_{LOAD} = 10mA$ $I_{LOAD} = 100mA$ $I_{LOAD} = 500mA$	•		110 920 2.25 6.20	250 10	μΑ μΑ mA mA
Output Voltage Noise	$C_{OUT} = 4.7 \mu F_{I_{LOAD}} = 500 \text{mA}, \text{BW} = 10 \text{Hz to } 100 \text{kHz}, V_{OUT} = 1.2 \text{V}$			300	-	μV _{RMS}
ADJ Pin Bias Current	V _{ADJ} = 0.2V, V _{IN} = 1.2V (Notes 6, 9)			20	50	nA
Shutdown Threshold	$V_{OUT} = Off to On$ $V_{OUT} = On to Off$	•	0.25	0.61 0.61	0.9	V V
SHDN Pin Current (Note 10)	$ \begin{array}{l} V_{\overline{SHDN}} = 0V, \ V_{IN} = 10V \\ V_{\overline{SHDN}} = 10V, \ V_{IN} = 10V \end{array} $	•		3	±1 9.5	μA μA
Quiescent Current in Shutdown	$V_{IN} = 6V, V_{\overline{SHDN}} = 0V$			3	9	μA
Ripple Rejection (Note 6)	LT3021 $V_{IN} - V_{OUT} = 1V$, $V_{RIP} = 0.5V_{P-P}$, $f_{RIPPLE} = 120Hz$, $I_{LOAD} = 500mA$			70		dB
	$ \begin{array}{ l l l l l l l l l l l l l l l l l l l$			60		dB
	$ \begin{array}{ll} LT3021\text{-}1.5 & V_{IN}-V_{OUT}=1V, \ V_{RIPPLE}=0.5V_{P\text{-}P}, \ f_{RIPPLE}=120\text{Hz}, \\ I_{LOAD}=500\text{mA} \end{array} $			58		dB
	$ \begin{array}{ll} LT3021\text{-}1.8 & V_{IN}-V_{OUT}=1V, \ V_{RIPPLE}=0.5V_{P\text{-}P}, \ f_{RIPPLE}=120\text{Hz}, \\ I_{LOAD}=500\text{mA} \end{array} $			56		dB
Current Limit (Note 12)	$V_{IN} = 10V, V_{OUT} = 0V$ $V_{IN} = V_{OUT(NOMINAL)} + 0.5V, \Delta V_{OUT} = -5\%$	•	550	1.8		A mA
Input Reverse Leakage Current	$V_{IN} = -10V, V_{OUT} = 0V$			1	20	μA
Reverse Output Current (Notes 11, 13)	$ \begin{array}{llllllllllllllllllllllllllllllllllll$			0.5 10 10 10	5 15 15 15	μΑ μΑ μΑ μΑ



ELECTRICAL CHARACTERISTICS The • denotes the specifications which apply over the full operating

temperature range, otherwise specifications are at $T_J = 25^{\circ}C$.

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

Note 2: The LT3021 regulators are tested and specified under pulse load conditions such that $T_J \approx T_A$. The LT3021E regulators are 100% tested at $T_A = 25^{\circ}$ C. Performance at -40° C and 125°C is assured by design, characterization and correlation with statistical process controls. The LT3021I regulators are guaranteed over the full -40° C to 125°C operating junction temperature range.

Note 3: This IC includes overtemperature protection that is intended to protect the device during momentary overload conditions. Junction temperature will exceed 125°C when overtemperature protection is active. Continuous operation above the specified maximum operating junction temperature may impair device reliability.

Note 4: Maximum junction temperature limits operating conditions. The regulated output voltage specification does not apply for all possible combinations of input voltage and output current. Limit the output current range if operating at maximum input voltage. Limit the input voltage range if operating at maximum output current.

Note 5: Typically the LT3021 supplies 500mA output current with a 1V input supply. The guranteed minimum input voltage for 500mA output current is 1.10V.

Note 6: The LT3021 is tested and specified for these conditions with an external resistor divider (20k and 30.1k) setting V_{OUT} to 0.5V. The external resistor divider adds 10µA of output load current. The line regulation and load regulation specifications refer to the change in the 0.2V reference

voltage, not the 0.5V output voltage. Specifications for fixed output voltage devices are referred to the output voltage.

Note 7: Dropout voltage is the minimum input to output voltage differential needed to maintain regulation at a specified output current. In dropout the output voltage equals: $(V_{IN} - V_{DROPOUT})$.

Note 8: GND pin current is tested with $V_{IN} = V_{OUT(NOMINAL)} + 0.4V$ and a current source load. GND pin current will increase in dropout. See GND pin current curves in the Typical Performance Characteristics section.

Note 9: Adjust pin bias current flows out of the ADJ pin.

Note 10: Shutdown pin current flows into the SHDN pin.

Note 11: Reverse output current is tested with IN grounded and OUT forced to the rated output voltage. This current flows into the OUT pin and out of the GND pin. For fixed voltage devices this includes the current in the output resistor divider.

Note 12: The LT3021 is tested and specified for these conditions with an external resistor divider (20k and 100k) setting V_{OUT} to 1.2V. The external resistor divider adds 10 μ A of load current.

Note 13: Reverse current is higher for the case of (rated_output) < V_{OUT} < V_{IN}, because the no-load recovery circuitry is active in this region and is trying to restore the output voltage to its nominal value.

Note 14: Minimum input voltage is the minimum voltage required by the control circuit to regulate the output voltage and supply the full 500mA rated current. This specification is tested at $V_{OUT} = 0.5V$. At higher output voltages the minimum input voltage required for regulation will be equal to the regulated output voltage V_{OUT} plus the dropout voltage.

TYPICAL PERFORMANCE CHARACTERISTICS



TYPICAL PERFORMANCE CHARACTERISTICS



3021 G27



LT3021/LT3021-1.2/ LT3021-1.5/LT3021-1.8

TYPICAL PERFORMANCE CHARACTERISTICS





TYPICAL PERFORMANCE CHARACTERISTICS





PIN FUNCTIONS (DH Package/S8 Package)

OUT (Pins 3, 4/Pin 2): These pins supply power to the load. Use a minimum output capacitor of 3.3μ F to prevent oscillations. Applications with large load transients require larger output capacitors to limit peak voltage transients. See the Applications Information section for more information on output capacitance and reverse output characteristics.

SENSE (Pin 7/Pin 3, Fixed Voltage Device Only): This pin is the sense point for the internal resistor divider. It should be tied directly to the OUT pins for best results.

ADJ (Pin 7/Pin 3): This pin is the inverting terminal to the error amplifier. Its typical input bias current of 20nA flows out of the pin (see curve of ADJ Pin Bias Current vs Temperature in the Typical Performance Characteristics). The ADJ pin reference voltage is 200mV (referred to GND).

AGND (Pin 8/Pin 4): Ground.

PGND (Pins 10, 17/Pin 6): Ground.

SHDN (Pin 9/Pin 5): The SHDN pin puts the LT3021 into a low power state. Pulling the SHDN pin low turns the output off. Drive the SHDN pin with either logic or an open collector/drain device with a pull-up resistor. The pull-up resistor supplies the pull-up current to the open collector/ drain logic, normally several microamperes, and the \overline{SHDN} pin current, typically 2.5µA. If unused, connect the \overline{SHDN} pin to V_{IN} . The LT3021 does not function if the \overline{SHDN} pin is not connected.

IN (Pins 12, 14/Pin 8): These pins supply power to the device. The LT3021 requires a bypass capacitor at IN if it is more than six inches away from the main input filter capacitor. The output impedance of a battery rises with frequency, so include a bypass capacitor in battery-powered circuits. A bypass capacitor in the range of 3.3μ F to 10μ F suffices. The LT3021 withstands reverse voltages on the IN pin with respect to ground and the OUT pin. In the case of a reversed input, which occurs if a battery is plugged in backwards, the LT3021 acts as if a diode is in series with its input. No reverse current flows into the LT3021 and no reverse voltage appears at the load. The device protects itself and the load.

EXPOSED PAD (Pin 17, DH16 Package Only): Ground. Solder Pin 17 to the PCB ground. Connect directly to Pins 8, 10 for best performance.

NC (Pins 1, 2, 5, 6, 11, 13, 15, 16/Pins 1, 7): No Connect. No connect pins may be floated, tied to IN or tied to GND.



LINEAR TECHNOLOGY

The LT3021 is a very low dropout linear regulator capable of 1V input supply operation. Devices supply 500mA of output current and dropout voltage is typically 155mV. Quiescent current is typically 120µA and drops to 3µA in shutdown. The LT3021 incorporates several protection features, making it ideal for use in battery-powered systems. The device protects itself against reverse-input and reverse-output voltages. In battery backup applications where the output is held up by a backup battery when the input is pulled to ground, the LT3021 acts as if a diode is in series with its output which prevents reverse current flow. In dual supply applications where the regulator load is returned to a negative supply, the output can be pulled below ground by as much as 10V without affecting start-up or normal operation.

Adjustable Operation

The LT3021's output voltage range is 0.2V to 9.5V. Figure 1 shows that the output voltage is set by the ratio of two external resistors. The device regulates the output to maintain the ADJ pin voltage at 200mV referenced to ground. The current in R1 equals 200mV/R1 and the current in R2 is the current in R1 minus the ADJ pin bias current. The ADJ pin bias current of 20nA flows out of the pin. Use the formula in Figure 1 to calculate output voltage. An R1 value of 20k sets the resistor divider current to 10µA. Note that in shutdown the output is turned off and the divider current is zero. Curves of ADJ Pin Voltage vs Temperature and ADJ Pin Bias Current vs Temperature appear in the Typical Performance Characteristics section.



Figure 1. Adjustable Operation

Specifications for output voltages greater than 200mV are proportional to the ratio of desired output voltage to 200mV; ($V_{OUT}/200mV$). For example, load regulation for an output current change of 1mA to 500mA is typically

0.4mV at V_{ADJ} = 200mV. At V_{OUT} = 1.5V, load regulation is: (1.5V/200mV) • (0.4mV) = 3mV

Output Capacitance and Transient Response

The LT3021's design is stable with a wide range of output capacitors, but is optimized for low ESR ceramic capacitors. The output capacitor's ESR affects stability, most notably with small value capacitors. Use a minimum output capacitor of 3.3μ F with an ESR of 0.2Ω or less to prevent oscillations. The LT3021 is a low voltage device, and output load transient response is a function of output capacitance. Larger values of output capacitance decrease the peak deviations and provide improved transient response for larger load current changes. For output capacitor values greater than 22µF a small feedforward capacitor with a value of 300pF across the upper divider resistor (R2 in Figure 1) is required. Under extremely low output current conditions ($I_{LOAD} < 30\mu A$) a low frequency small signal oscillation (200Hz/8mV_{P-P} at 1.2V output) can occur. A minimum load of 100µA is recommended to prevent this instability.

Give extra consideration to the use of ceramic capacitors. Manufacturers make ceramic capacitors with a variety of dielectrics, each with a different behavior across temperature and applied voltage. The most common dielectrics are Z5U, Y5V, X5R and X7R. The Z5U and Y5V dielectrics provide high C-V products in a small package at low cost, but exhibit strong voltage and temperature coefficients. The X5R and X7R dielectrics yield highly stable characterisitics and are more suitable for use as the output capacitor at fractionally increased cost. The X5R and X7R dielectrics both exhibit excellent voltage coefficient characteristics. The X7R type works over a larger temperature range and exhibits better temperature stability whereas X5R is less expensive and is available in higher values. Figures 2 and 3 show voltage coefficient and temperature coefficient comparisons between Y5V and X5R material.

Voltage and temperature coefficients are not the only sources of problems. Some ceramic capacitors have a piezoelectric response. A piezoelectric device generates voltage across its terminals due to mechanical stress, similar to the way a piezoelectric accelerometer or microphone works. For a ceramic capacitor, the stress can be induced by vibrations in the system or thermal transients. The resulting voltages produced can cause appreciable





Figure 2. Ceramic Capacitor DC Bias Characteristics



Figure 3. Ceramic Capacitor Temperature Characteristics

amounts of noise. A ceramic capacitor produced Figure 4's trace in response to light tapping from a pencil. Similar vibration induced behavior can masquerade as increased output voltage noise.

No-Load/Light-Load Recovery

Atransient load step occurs when the output current changes from its maximum level to zero current or a very small load current. The output voltage responds by overshooting until the regulator lowers the amount of current it delivers to the new level. The regulator loop response time and the amount of output capacitance control the amount of overshoot. Once the regulator has decreased its output current, the current provided by the resistor divider (which sets V_{OUT}) is the only current remaining to discharge the output capacitor from the level to which it overshot. The amount of time it takes for the output voltage to recover easily extends to milliseconds with microamperes of divider current and a few microfarads of output capacitance.



Figure 4. Noise Resulting from Tapping on a Ceramic Capacitor

To eliminate this problem, the LT3021 incorporates a no-load or light-load recovery circuit. This circuit is a voltage-controlled current sink that significantly improves the light load transient response time by discharging the output capacitor quickly and then turning off. The current sink turns on when the output voltage exceeds 6% of the nominal output voltage. The current sink level is then proportional to the overdrive above the threshold up to a maximum of approximately 15mA. Consult the curve in the Typical Performance Characteristics for the No-Load Recovery Threshold.

If external circuitry forces the output above the no load recovery circuit's threshold, the current sink turns on in an attempt to restore the output voltage to nominal. The current sink remains on until the external circuitry releases the output. However, if the external circuitry pulls the output voltage above the input voltage, or the input falls below the output, the LT3021 turns the current sink off and shuts down the bias current/reference generator circuitry.

Thermal Considerations

The LT3021's power handling capability is limited by its maximum rated junction temperature of 125°C. The power dissipated by the device is comprised of two components:

- 1. Output current multiplied by the input-to-output voltage differential: $(I_{OUT})(V_{IN}-V_{OUT})$ and
- 2. GND pin current multiplied by the input voltage: $(I_{GND})(V_{IN}).$

GND pin current is found by examining the GND pin current curves in the Typical Performance Characteristics. Power dissipation is equal to the sum of the two components listed above.



The LT3021 regulator has internal thermal limiting (with hysteresis) designed to protect the device during overload conditions. For normal continuous conditions, do not exceed the maximum junction temperature rating of 125°C. Carefully consider all sources of thermal resistance from junction to ambient including other heat sources mounted in proximity to the LT3021.

The underside of the LT3021 DH package has exposed metal (14mm²) from the lead frame to where the die is attached. This allows heat to directly transfer from the die junction to the printed circuit board metal to control maximum operating junction temperature. The dual-in-line pin arrangement allows metal to extend beyond the ends of the package on the topside (component side) of a PCB. Connect this metal to GND on the PCB. The multiple IN and OUT pins of the LT3021 also assist in spreading heat to the PCB.

The LT3021 S8 package has Pin 4 fused with the lead frame. This also allows heat to transfer from the die to the printed circuit board metal, therefore reducing the thermal resistance. Copper board stiffeners and plated throughholes can also be used to spread the heat generated by power devices.

The following tables list thermal resistance for several different board sizes and copper areas for two different packages. Measurements were taken in still air on 3/32" FR-4 board with one ounce copper.

		-	
COPPE Topside*	R AREA Backside	BOARD AREA	THERMAL RESISTANCE (JUNCTION-TO-AMBIENT)
2500mm ²	2500mm ²	2500mm ²	30°C/W
900mm ²	2500mm ²	2500mm ²	35°C/W
225mm ²	2500mm ²	2500mm ²	50°C/W
100mm ²	2500mm ²	2500mm ²	55°C/W
50mm ²	2500mm ²	2500mm ²	65°C/W

Table 2. Measured Thermal	Resistance For S8 Package
---------------------------	----------------------------------

COPPE Topside*	R AREA BACKSIDE	BOARD AREA	THERMAL RESISTANCE (JUNCTION-TO-AMBIENT)
2500mm ²	2500mm ²	2500mm ²	70°C/W
1000mm ²	2500mm ²	2500mm ²	70°C/W
225mm ²	2500mm ²	2500mm ²	78°C/W
100mm ²	2500mm ²	2500mm ²	84°C/W
50mm ²	2500mm ²	2500mm ²	96°C/W
*Device is recorded on tennide			

*Device is mounted on topside.

Example: Given an output voltage of 1.2V, an input voltage range of 1.8V \pm 10%, an output current range of 1mA to 500mA, and a maximum ambient temperature of 70°C, what will the maximum junction temperature be for an application using the DH package?

The power dissipated by the device is equal to:

$$I_{OUT(MAX)}(V_{IN(MAX)} - V_{OUT}) + I_{GND}(V_{IN(MAX)})$$

where

$$\begin{split} I_{OUT(MAX)} &= 500 \text{mA} \\ V_{IN(MAX)} &= 1.98 \text{V} \\ I_{GND} \text{ at } (I_{OUT} = 500 \text{mA}, \text{ V}_{IN} = 1.98 \text{V}) = 10 \text{mA} \end{split}$$

S0

P = 500mA(1.98V - 1.2V) + 10mA(1.98V) = 0.41W

The thermal resistance is in the range of 35°C/W to 70°C/W depending on the copper area. So the junction temperature rise above ambient is approximately equal to:

0.41W(52.5°C/W) = 21.5°C

The maximum junction temperature equals the maximum junction temperature rise above ambient plus the maximum ambient temperature or:

 $T_{JMAX} = 21.5^{\circ}C + 70^{\circ}C = 91.5^{\circ}C$

Protection Features

The LT3021 incorporates several protection features that make it ideal for use in battery-powered circuits. In addition to the normal protection features associated with monolithic regulators, such as current limiting and thermal limiting, the device also protects against reverseinput voltages, reverse-output voltages and reverse output-to-input voltages.

Current limit protection and thermal overload protection protect the device against current overload conditions at the output of the device. For normal operation, do not exceed a junction temperature of 125°C.

The IN pins of the device withstand reverse voltages of 10V. The LT3021 limits current flow to less than 1μ A and no negative voltage appears at OUT. The device protects both itself and the load against batteries that are plugged in backwards.





The LT3021 incurs no damage if OUT is pulled below ground. If IN is left open circuit or grounded, OUT can be pulled below ground by 10V. No current flows from the pass transistor connected to OUT. However, current flows in (but is limited by) the resistor divider that sets the output voltage. Current flows from the bottom resistor in the divider and from the ADJ pin's internal clamp through the top resistor in the divider to the external circuitry pulling OUT below ground. If IN is powered by a voltage source, OUT sources current equal to its current limit capability and the LT3021 protects itself by thermal limiting. In this case, grounding SHDN turns off the LT3021 and stops OUT from sourcing current.

The LT3021 incurs no damage if the ADJ pin is pulled above or below ground by 10V. If IN is left open circuit or grounded and ADJ is pulled above ground, ADJ acts like a 25k resistor in series with a 1V clamp (one Schottky diode in series with one diode). ADJ acts like a 25k resistor in series with a Schottky diode if pulled below ground. If IN is powered by a voltage source and ADJ is pulled below its reference voltage, the LT3021 attempts to source its current limit capability at OUT. The output voltage increases to V_{IN} - V_{DROPOUT} with V_{DROPOUT} set by whatever load current the LT3021 supports. This condition can potentially damage external circuitry powered by the LT3021 if the output voltage increases to an unregulated high voltage. If IN is powered by a voltage source and ADJ is pulled above its reference voltage, two situations can occur. If ADJ is pulled slightly above its reference voltage, the LT3021 turns off the pass transistor, no output current is sourced and the output voltage decreases to either the voltage at ADJ or less. If ADJ is pulled above its no load recovery threshold, the no load recovery circuitry turns on and attempts to sink current. OUT is actively pulled low and the output voltage clamps at a Schottky diode above ground. Please note that the behavior described above applies to the LT3021 only. If a resistor divider is connected under the same conditions. there will be additional V/R current.

In circuits where a backup battery is required, several different input/output conditions can occur. The output voltage may be held up while the input is either pulled to ground, pulled to some intermediate voltage or is left open circuit. In the case where the input is grounded, there is less than 1μ A of reverse output current.

If the LT3021 IN pin is forced below the OUT pin or the OUT pin is pulled above the IN pin, input current drops to less than 10μ A typically. This occurs if the LT3021 input is connected to a discharged (low voltage) battery and either a backup battery or a second regulator circuit holds up the output. The state of the SHDN pin has no effect on the reverse output current if OUT is pulled above IN.

Input Capacitance and Stability

The LT3021 is designed to be stable with a minimum capacitance of 3.3µF placed at the IN pin. Ceramic capacitors with very low ESR may be used. However, in cases where a long wire is used to connect a power supply to the input of the LT3021 (and also from the ground of the LT3021 back to the power supply ground), use of low value input capacitors combined with an output load current of 20mA or greater may result in an unstable application. This is due to the inductance of the wire forming an LC tank circuit with the input capacitor and not a result of the LT3021 being unstable.

The self-inductance, or isolated inductance, of a wire is directly proportional to its length. However, the diameter of a wire does not have a major influence on its self-inductance. For example, the self inductance of a 2-AWG isolated wire with a diameter of 0.26 in. is about half the inductance of a 30-AWG wire with a diameter of 0.01 in. One foot of 30-AWG wire has 465nH of self inductance.

The overall self-inductance of a wire can be reduced in two ways. One is to divide the current flowing towards the LT3021 between two parallel conductors and flows in the same direction in each. In this case, the farther the wires are placed apart from each other, the more inductance will be reduced, up to a 50% reduction when placed a few inches apart. Splitting the wires basically connects two equal inductors in parallel. However, when placed in close proximity from each other, mutual inductance is added to the overall self inductance of the wires. The most effective way to reduce overall inductance is to place the forward and return-current conductors (the wire for the input and the wire for ground) in very close proximity. Two 30-AWG wires separated by 0.02 in. reduce the overall self-inductance to about one-fifth of a single isolated wire.



If the LT3021 is powered by a battery mounted in close proximity on the same circuit board, a 3.3µF input capacitor is sufficient for stability. However, if the LT3021 is powered by a distant supply, use a larger value input capacitor following the guideline of roughly 1µF (in addition to the 3.3µF minimum) per 8 inches of wire length. As power supply output impedance may vary, the minimum input capacitance needed to stabilize the application may also vary. Extra capacitance may also be placed directly on the output of the power supply; however, this will require an order of magnitude more capacitance as opposed to placing extra capacitance in close proximity to the LT3021. Furthermore, series resistance may be placed between the supply and the input of the LT3021 to stabilize the application; as little as 0.1Ω to 0.5Ω will suffice.

PACKAGE DESCRIPTION



NOTE

1. DRAWING PROPOSED TO BE MADE VARIATION OF VERSION (WJJD-1) IN JEDEC

PACKAGE OUTLINE MO-229 2. DRAWING NOT TO SCALE

3. ALL DIMENSIONS ARE IN MILLIMETERS

A. DIMENSIONS OF EXPOSED PAD ON BOTTOM OF PACKAGE DO NOT INCLUDE MOLD FLASH. MOLD FLASH, IF PRESENT, SHALL NOT EXCEED 0.15mm ON ANY SIDE

5. EXPOSED PAD SHALL BE SOLDER PLATED

6. SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION ON THE



PACKAGE DESCRIPTION



S8 Package 8-Lead Plastic Small Outline (Narrow .150 Inch) (Reference LTC DWG # 05-08-1610)

MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED .006" (0.15mm)

SO8 0303



RELATED PARTS

PART NUMBER	DESCRIPTION	COMMENTS
LT1121/LT1121HV	150mA, Micropower LDOs	V_{IN} : 4.2V to 30V/36V, V_{OUT} : 3.75V to 30V, V_{DO} = 0.42V, I_Q = 30µA, I_{SD} = 16µA, Reverse-Battery Protection, SOT-223, S8, Z Packages
LT1129	700mA, Micropower LDO	V_{IN} : 4.2V to 30V, V_{OUT} : 3.75V to 30V, V_{D0} = 0.4V, I_Q = 50µA, I_{SD} = 16µA, DD, S0T-223, S8, T0220-5, TSSOP20 Packages
		V_{IN} : 1.8V to 20V, V_{OUT} : 1.22V to 20V, V_{D0} = 0.3V, I_Q = 20µA, I_{SD} < 1µA, Low Noise: < 20µV_{RMSP-P}, Stable with 1µF Ceramic Capacitor, ThinSOT Package
LT1762	150mA, Low Noise Micropower LDO	V_{IN} : 1.8V to 20V, V_{OUT} : 1.22V to 20V, V_{D0} = 0.3V, I_Q = 25µA, I_{SD} < 1µA, Low Noise: <20µV_RMSP-P, MS8 Package
LT1763	500mA, Low Noise Micropower LDO	V_{IN} : 1.8V to 20V, V_{OUT} : 1.22V to 20V, V_{D0} = 0.3V, I_Q = 30µA, I_{SD} < 1µA, Low Noise: < 20µV_{RMSP-P}, S8 Package
LT1764/LT1764A	3A, Low Noise, Fast Transient Response LDOs	V_{IN} : 2.7V to 20V, V_{OUT} : 1.21V to 20V, V_{D0} = 0.34V, I_Q = 1mA, I_{SD} < 1µA, Low Noise: <40µV_{RMSP-P}, "A" Version Stable with Ceramic Capacitors, DD, T0220-5 Packages
$\label{eq:linear} LTC1844 \qquad 150 \text{mA}, \mbox{ Low Noise}, \mbox{ Micropower VLDO} \qquad \label{eq:linear} V_{\text{IN}}: 1.6 \text{V to } 6.5 \text{V}, V_{\text{OUT}(\text{MIN})} = 1.25 \text{V}, V_{\text{DO}} = 0.09 \text{V}, I_{\text{Q}} = 3 \text{V}, I_{\text{SD}} < 1 \mu \text{A}, \mbox{ Low Noise}: < 30 \mu \text{V}_{\text{RMS}}, \mbox{ ThinSOT Package} = 3 \text{V}_{\text{RMS}}, I_{\text{RMS}} = 3 \text{V}_{\text{RMS}} = 3 \text{V}_{$		V_{IN} : 1.6V to 6.5V, $V_{OUT(MIN)}$ = 1.25V, V_{DO} = 0.09V, I_Q = 35µA, $I_{SD} < 1\mu$ A, Low Noise: $<$ 30µV $_{RMS}$, ThinSOT Package
LT1962	T1962 300mA, Low Noise Micropower LDO V _{IN} : 1.8V to 20V, V _{OUT} : 1.22V to 20V, V _{DO} = 0.27V, I _Q = 30μA, Low Noise: < 20μV _{RMSP-P} , MS8 Package	
LT1963/LT1963A 1.5A, Low Noise, Fast Transient Response LDOs V _{IN} : 2.1V to 20V, V _{OUT} : 1.21V to 20V, V _{DO} = 0 Low Noise: < 40μV _{RMSP-P} , "A" Version Stable DD, T0220-5, S0T223, S8 Packages		V_{IN} : 2.1V to 20V, V_{OUT} : 1.21V to 20V, V_{D0} = 0.34V, I_Q = 1mA, I_{SD} < 1µA, Low Noise: < 40µV_{RMSP-P}, "A" Version Stable with Ceramic Capacitors, DD, T0220-5, S0T223, S8 Packages
LT3010	50mA, High Voltage, Micropower LDO	V_{IN} : 3V to 80V, V_{OUT} : 1.275V to 60V, V_{DO} = 0.3V, I_Q = 30µA, I_{SD} < 1µA, Low Noise: <100µV_{RMSP-P}, Stable with 1µF Output Capacitor, Exposed MS8 Package
LT3020	100mA, Low Voltage LDO	V_{IN} : 0.9V to 10V, V_{OUT} : 0.2V to 5V (min), V_{DO} = 0.15V, I_Q = 120µA, Noise: <250µV_{RMSP-P}, Stable with 2.2µF Ceramic Capacitors, DFN-8, MS8 Packages
LTC3025 300mA, Low Voltage Micropower LDO V_{IN} : 0.9V to 5.5V, V_{OUT} : 0.4V to 3.6V (min), V_{DO} = 0.05V, I_Q = Stable with 1µF Ceramic Capacitors, DFN-6 Package		V_{IN} : 0.9V to 5.5V, V_{OUT} : 0.4V to 3.6V (min), V_{DO} = 0.05V, I_Q = 54µA, Stable with 1µF Ceramic Capacitors, DFN-6 Package
LTC3026	D26 1.5A, Low Input Voltage VLDO Regulator V _{IN} : 1.14V to 3.5V (Boost Enabled), 1.14V to 5.5V (with External 5V V _{D0} = 0.1V, I _Q = 950μA, Stable with 10μF Ceramic Capacitors, 10-Lead MSOP and DFN-10 Packages	
LT3150	Low $V_{\text{IN}},$ Fast Transient Response, VLDO Controller	V_{IN} : 1.1V to 10V, V_{OUT} : 1.21V to 10V, V_{D0} = Set by External MOSFET $R_{DS(ON)}$, 1.4MHz Boost Converter Generates Gate Drive, SSOP16 Package

