# High Voltage, High and Low Side Driver

The NCP5111 is a high voltage power gate driver providing two outputs for direct drive of 2 N-channel power MOSFETs or IGBTs arranged in a half-bridge configuration.

It uses the bootstrap technique to ensure a proper drive of the high-side power switch.

#### **Features**

- High Voltage Range: up to 600 V
- dV/dt Immunity ±50 V/nsec
- Gate Drive Supply Range from 10 V to 20 V
- High and Low Drive Outputs
- Output Source / Sink Current Capability 250 mA / 500 mA
- 3.3 V and 5 V Input Logic Compatible
- Up to V<sub>CC</sub> Swing on Input Pins
- Extended Allowable Negative Bridge Pin Voltage Swing to −10 V for Signal Propagation
- Matched Propagation Delays between Both Channels
- One Input with Internal Fixed Dead Time (650 ns)
- Under V<sub>CC</sub> LockOut (UVLO) for Both Channels
- Pin-to-Pin Compatible with Industry Standards
- These are Pb-Free Devices

#### **Typical Applications**

• Half-bridge Power Converters



### ON Semiconductor®

www.onsemi.com



SOIC-8 D SUFFIX CASE 751



**MARKING** 

**DIAGRAMS** 

8 <u>A A A A</u>



PDIP-8 P SUFFIX CASE 626



NCP5111 = Specific Device Code A = Assembly Location L or WL = Wafer Lot

Y or YY = Year W or WW = Work Week G or ■ = Pb-Free Package

(Note: Microdot may be in either location)

#### PINOUT INFORMATION

vcc <del>⊏</del> ⊙	1	8 m \	<b>VBOOT</b>
IN 💳	2	7 垣 [	DRV_HI
GND Œ	3	6 <del> </del>	BRIDGE
	4	<u>5</u> — 1	٧C

#### ORDERING INFORMATION

Device	Package	Shipping <sup>†</sup>
NCP5111PG	PDIP-8 (Pb-Free)	50 Units / Rail
NCP5111DR2G	SOIC-8 (Pb-Free)	2500 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.




Figure 1. Typical Application Resonant Converter (LLC type)




Figure 2. Typical Application Half Bridge Converter




Figure 3. Detailed Block Diagram

#### **PIN DESCRIPTIONS**

Pin No.	Pin Name	Pin Function	
1	VCC	Low side and main power supply	
2	IN	Logic Input	
3	GND	round	
4	DRV_LO	Low side gate drive output	
5	NC	Not Connected	
6	BRIDGE	Bootstrap return or high side floating supply return	
7	DRV_HI	High side gate drive output	
8	VBOOT	Bootstrap power supply	

#### **MAXIMUM RATINGS**

Rating	Symbol	Value	Unit
V <sub>CC</sub>	Main power supply voltage	-0.3 to 20	V
V <sub>CC_transient</sub>	Main transient power supply voltage:  IV <sub>CC_max</sub> = 5 mA during 10 ms	23	V
V <sub>BRIDGE</sub>	VHV: High Voltage BRIDGE pin	-1 to 600	V
V <sub>BRIDGE</sub>	Allowable Negative Bridge Pin Voltage for IN_LO Signal Propagation to DRV_LO	-10	V
V <sub>BOOT</sub> -V <sub>BRIDGE</sub>	VHV: Floating supply voltage	-0.3 to 20	V
V <sub>DRV_HI</sub>	VHV: High side output voltage	$V_{BRIDGE} - 0.3 \text{ to}$ $V_{BOOT} + 0.3$	V
V <sub>DRV_LO</sub>	Low side output voltage	-0.3 to V <sub>CC</sub> + 0.3	V
dV <sub>BRIDGE</sub> /dt	Allowable output slew rate	50	V/ns
V <sub>IN</sub>	Inputs IN	-1.0 to V <sub>CC</sub> + 0.3	V
	ESD Capability:  - HBM model (all pins except pins 6–7–8)  - Machine model (all pins except pins 6–7–8)	2	kV
		200	V
	Latchup capability per JEDEC JESD78		
$R_{ hetaJA}$	Power dissipation and Thermal characteristics PDIP–8: Thermal Resistance, Junction–to–Air SO–8: Thermal Resistance, Junction–to–Air	100 178	°C/W
T <sub>STG</sub>	Storage Temperature Range	-55 to +150	°C
T <sub>J_max</sub>	Maximum Operating Junction Temperature	+150	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.


**ELECTRICAL CHARACTERISTIC** (V<sub>CC</sub> = V<sub>boot</sub> = 15 V, V<sub>GND</sub> = V<sub>bridge</sub>, -40°C < T<sub>J</sub> < 125°C, Outputs loaded with 1 nF)

		T <sub>J</sub> -40°C to 125°C			
Rating	Symbol	Min	Тур	Max	Units
OUTPUT SECTION	1		•	•	•
Output high short circuit pulsed current $V_{DRV}$ = 0 V, PW $\leq$ 10 $\mu s$ (Note 1)	I <sub>DRVsource</sub>	-	250	_	mA
Output low short circuit pulsed current $V_{DRV}$ = Vcc, PW $\leq$ 10 $\mu s$ (Note 1)	I <sub>DRVsink</sub>	_	500	-	mA
Output resistor (Typical value @ 25°C) Source	R <sub>OH</sub>	-	30	60	Ω
Output resistor (Typical value @ 25°C) Sink	R <sub>OL</sub>	_	10	20	Ω
High level output voltage, V <sub>BIAS</sub> -V <sub>DRV_XX</sub> @ I <sub>DRV_XX</sub> = 20 mA	$V_{DRV_{-}H}$	-	0.7	1.6	V
Low level output voltage V <sub>DRV_XX</sub> @ I <sub>DRV_XX</sub> = 20 mA	$V_{DRV_{L}}$	_	0.2	0.6	V
DYNAMIC OUTPUT SECTION	1				
Turn-on propagation delay (Vbridge = 0 V) (Note 2)	t <sub>ON</sub>	-	750	1170	ns
Turn-off propagation delay (Vbridge = 0 V or 50 V) (Notes 2 and 3)	t <sub>OFF</sub>	_	100	170	ns
Output voltage rise time (from 10% to 90% @ Vcc = 15 V) with 1 nF load	tr	_	85	160	ns
Output voltage fall time (from 90% to 10% @V <sub>CC</sub> = 15 V) with 1 nF load	tf	_	35	75	ns
Propagation delay matching between the High side and the Low side @ 25°C (Note 4)	Δt	-	30	60	ns
Internal fixed dead time (Note 5)	DT	400	650	1000	ns
INPUT SECTION	1				
Low level input voltage threshold	V <sub>IN</sub>	_	-	0.8	V
Input pull–down resistor (V <sub>IN</sub> < 0.5 V)	R <sub>IN</sub>	-	200	-	kΩ
High level input voltage threshold	V <sub>IN</sub>	2.3	-	-	V
Logic "1" input bias current @ V <sub>IN</sub> = 5 V @ 25°C	I <sub>IN+</sub>	-	5	25	μΑ
Logic "0" input bias current @ V <sub>IN</sub> = 0 V @ 25°C	I <sub>IN</sub> _	-	-	2.0	μΑ
SUPPLY SECTION	1				
Vcc UV Start-up voltage threshold	Vcc_stup	8.0	8.9	9.9	V
Vcc UV Shut–down voltage threshold	Vcc_shtdwn	7.3	8.2	9.1	V
Hysteresis on Vcc	Vcc_hyst	0.3	0.7	-	V
Vboot Start-up voltage threshold reference to bridge pin (Vboot_stup = Vboot - Vbridge)	Vboot_stup	8.0	8.9	9.9	V
Vboot UV Shut-down voltage threshold	Vboot_shtdwn	7.3	8.2	9.1	V
Hysteresis on Vboot	Vboot_shtdwn	0.3	0.7	-	V
Leakage current on high voltage pins to GND	I <sub>HV_LEAK</sub>	-	5	40	μΑ
$(V_{BOOT} = V_{BRIDGE} = DRV_{HI} = 600 V)$					
Consumption in active mode (Vcc = Vboot, fsw = 100 kHz and 1 nF load on both driver outputs) $$	ICC1	-	4	5	mA
Consumption in inhibition mode (Vcc = Vboot)	ICC2	-	250	400	μΑ
Vcc current consumption in inhibition mode	ICC3	-	200	-	μΑ
Vboot current consumption in inhibition mode	ICC4	_	50	-	μΑ

<sup>1.</sup> Parameter guaranteed by design.


Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

T<sub>ON</sub> = T<sub>OFF</sub> + DT.
 Turn-off propagation delay @ Vbridge = 600 V is guaranteed by design.
 See characterization curve for Δt parameters variation on the full range temperature.
 Timing diagram definition see: Figure 5 and Figure 6.



Note: DRV\_HI output is in phase with the input.

Figure 4. Input/Output Timing Diagram



**Figure 5. Timing Definitions** 






Figure 6. Matching Propagation Delay



900 850 T<sub>ON</sub>, PROPAGATION DELAY (ns) T<sub>ON</sub> Low Side 800 750 700 650 T<sub>ON</sub> High Side 600 550 500 450 400 -40 -20 20 40 60 100 120 TEMPERATURE (°C)

Figure 7. Turn ON Propagation Delay vs. Supply Voltage ( $V_{CC} = V_{BOOT}$ )

Figure 8. Turn ON Propagation Delay vs. Temperature







Figure 9. Turn OFF Propagation Delay vs. Supply Voltage ( $V_{CC} = V_{BOOT}$ )

Figure 10. Turn OFF Propagation Delay vs. Temperature






Figure 11. High Side Turn ON Propagation Delay vs. VBRIDGE Voltage

Figure 12. High Side Turn OFF Propagation Delay vs. VBRIDGE Voltage




Figure 13. Turn ON Risetime vs. Supply Voltage ( $V_{CC} = V_{BOOT}$ )




Figure 14. Turn ON Risetime vs. Temperature




Figure 15. Turn OFF Falltime vs. Supply Voltage ( $V_{CC} = V_{BOOT}$ )




Figure 16. Turn OFF Falltime vs. Temperature




Figure 17. Propagation Delay Matching Between High Side and Low Side Driver vs. Temperature





Figure 18. Dead Time vs. Temperature



4 (F) 3.5 (E) 1 (E

Figure 23. Logic "0" Input Current vs. Supply Voltage ( $V_{CC} = V_{BOOT}$ )




Figure 24. Logic "0" Input Current vs. Temperature




Figure 25. Logic "1" Input Current vs. Supply Voltage ( $V_{CC} = V_{BOOT}$ )




Figure 26. Logic "1" Input Current vs.
Temperature




Figure 27. Low Level Output Voltage vs. Supply Voltage (V<sub>CC</sub> = V<sub>BOOT</sub>)




Figure 28. Low Level Output Voltage vs. Temperature




Figure 29. High Level Output Voltage vs. Supply Voltage ( $V_{CC} = V_{BOOT}$ )




Figure 30. High Level Output Voltage vs. Temperature




Figure 31. Output Source Current vs. Supply Voltage ( $V_{CC} = V_{BOOT}$ )




Figure 32. Output Source Current vs.
Temperature




Figure 33. Output Sink Current vs. Supply Voltage (V<sub>CC</sub> = V<sub>BOOT</sub>)




Figure 34. Output Sink Current vs. Temperature




Figure 35. Leakage Current on High Voltage Pins (600 V) to Ground vs. V<sub>BRIDGE</sub> Voltage (V<sub>BRIGDE</sub> = V<sub>BOOT</sub> = VDRV\_HI)




Figure 36. Leakage Current on High Voltage Pins (600 V) to Ground vs. Temperature (VBRIDGE = V<sub>BOOT</sub> = VDRV\_HI = 600 V)




Figure 37. V<sub>BOOT</sub> Supply Current vs. Bootstrap Supply Voltage




Figure 38. V<sub>BOOT</sub> Supply Current vs. Temperature




Figure 39. V<sub>CC</sub> Supply Current vs. V<sub>CC</sub> Supply Voltage




Figure 40. V<sub>CC</sub> Supply Current vs. Temperature




Figure 41. UVLO Startup Voltage vs. Temperature




Figure 42. UVLO Shutdown Voltage vs. Temperature




Figure 43.  $I_{CC1}$  Consumption vs. Switching Frequency with 15 nC Load on Each Driver @  $V_{CC}$  = 15 V




Figure 44.  $I_{CC1}$  Consumption vs. Switching Frequency with 33 nC Load on Each Driver @  $V_{CC}$  = 15 V




Figure 45.  $I_{CC1}$  Consumption vs. Switching Frequency with 50 nC Load on Each Driver @  $V_{CC}$  = 15 V






Figure 46.  $I_{CC1}$  Consumption vs. Switching Frequency with 100 nC Load on Each Driver @  $V_{CC}$  = 15 V




PDIP-8 CASE 626-05 ISSUE P

**DATE 22 APR 2015** 





NOTE 5



STYLE 1: PIN 1. AC IN 2. DC + IN 3. DC - IN 4. AC IN

5. GROUND 6. OUTPUT 7. AUXILIARY 8. V<sub>CC</sub>

#### NOTES

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
- CONTROLLING DIMENSION: INCHES.
  DIMENSIONS A, A1 AND L ARE MEASURED WITH THE PACK-
- AGE SEATED IN JEDEC SEATING PLANE GAUGE GS-3.
  DIMENSIONS D, D1 AND E1 DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS. MOLD FLASH OR PROTRUSIONS ARE NOT TO EXCEED 0.10 INCH.
- DIMENSION E IS MEASURED AT A POINT 0.015 BELOW DATUM PLANE H WITH THE LEADS CONSTRAINED PERPENDICULAR TO DATUM C.
- 6. DIMENSION eB IS MEASURED AT THE LEAD TIPS WITH THE
- LEADS UNCONSTRAINED.

  DATUM PLANE H IS COINCIDENT WITH THE BOTTOM OF THE LEADS, WHERE THE LEADS EXIT THE BODY.
- PACKAGE CONTOUR IS OPTIONAL (ROUNDED OR SQUARE

	INCHES		MILLIM	ETERS	
DIM	MIN	MAX	MIN	MAX	
Α		0.210		5.33	
A1	0.015		0.38		
A2	0.115	0.195	2.92	4.95	
b	0.014	0.022	0.35	0.56	
b2	0.060	TYP	1.52	2 TYP	
С	0.008	0.014	0.20	0.36	
D	0.355	0.400	9.02	10.16	
D1	0.005		0.13		
Е	0.300	0.325	7.62	8.26	
E1	0.240	0.280	6.10	7.11	
е	0.100	BSC	2.54	BSC	
eВ		0.430		10.92	
L	0.115	0.150	2.92	3.81	
M		10°		10°	

### **GENERIC MARKING DIAGRAM\***



XXXX = Specific Device Code = Assembly Location WL = Wafer Lot

YY = Year WW = Work Week = Pb-Free Package

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ■", may or may not be present.

DOCUMENT NUMBER:	98ASB42420B	Electronic versions are uncontrolled except when accessed directly from the Document Repos Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	PDIP-8		PAGE 1 OF 1	

ON Semiconductor and unare trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.





#### SOIC-8 NB CASE 751-07 **ISSUE AK**


**DATE 16 FEB 2011** 



- NOTES:
  1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
  CONTROLLING DIMENSION: MILLIMETER.
- DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION.
- MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE
- DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.
- 751-01 THRU 751-06 ARE OBSOLETE. NEW STANDARD IS 751-07.


	MILLIMETERS		INCHES	
DIM	MIN	MAX	MIN	MAX
Α	4.80	5.00	0.189	0.197
В	3.80	4.00	0.150	0.157
C	1.35	1.75	0.053	0.069
D	0.33	0.51	0.013	0.020
G	1.27	7 BSC	0.050 BSC	
Н	0.10	0.25	0.004	0.010
7	0.19	0.25	0.007	0.010
K	0.40	1.27	0.016	0.050
M	0 ° 8 °		0 °	8 °
N	0.25	0.50	0.010	0.020
S	5.80	6.20	0.228	0.244

## **SOLDERING FOOTPRINT\***




<sup>\*</sup>For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

#### **GENERIC MARKING DIAGRAM\***



XXXXX = Specific Device Code = Assembly Location = Wafer Lot = Year = Work Week W

= Pb-Free Package



XXXXXX = Specific Device Code = Assembly Location Α

= Year ww = Work Week = Pb-Free Package

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

#### **STYLES ON PAGE 2**

DOCUMENT NUMBER:	98ASB42564B	Electronic versions are uncontrolled except when accessed directly from the Document Reposi Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	SOIC-8 NB		PAGE 1 OF 2	

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. **onsemi** does not convey any license under its patent rights nor the rights of others.

#### SOIC-8 NB CASE 751-07 ISSUE AK

#### **DATE 16 FEB 2011**

			DITTE TO LED 2
STYLE 1: PIN 1. EMITTER 2. COLLECTOR 3. COLLECTOR 4. EMITTER 5. EMITTER 6. BASE 7. BASE 8. EMITTER	STYLE 2: PIN 1. COLLECTOR, DIE, #1 2. COLLECTOR, #1 3. COLLECTOR, #2 4. COLLECTOR, #2 5. BASE, #2 6. EMITTER, #2 7. BASE, #1 8. EMITTER, #1	STYLE 3: PIN 1. DRAIN, DIE #1 2. DRAIN, #1 3. DRAIN, #2 4. DRAIN, #2 5. GATE, #2 6. SOURCE, #2 7. GATE, #1 8. SOURCE, #1	STYLE 4: PIN 1. ANODE 2. ANODE 3. ANODE 4. ANODE 5. ANODE 6. ANODE 7. ANODE 8. COMMON CATHODE
STYLE 5: PIN 1. DRAIN 2. DRAIN 3. DRAIN 4. DRAIN 5. GATE 6. GATE 7. SOURCE 8. SOURCE	STYLE 6: PIN 1. SOURCE 2. DRAIN 3. DRAIN 4. SOURCE 5. SOURCE 6. GATE 7. GATE 8. SOURCE	STYLE 7: PIN 1. INPUT 2. EXTERNAL BYPASS 3. THIRD STAGE SOURCE 4. GROUND 5. DRAIN 6. GATE 3 7. SECOND STAGE Vd 8. FIRST STAGE Vd	STYLE 8: PIN 1. COLLECTOR, DIE #1 2. BASE, #1 3. BASE, #2 4. COLLECTOR, #2 5. COLLECTOR, #2 6. EMITTER, #2 7. EMITTER, #1 8. COLLECTOR, #1
STYLE 9: PIN 1. EMITTER, COMMON 2. COLLECTOR, DIE #1 3. COLLECTOR, DIE #2 4. EMITTER, COMMON 5. EMITTER, COMMON 6. BASE, DIE #2 7. BASE, DIE #1 8. EMITTER, COMMON	STYLE 10: PIN 1. GROUND 2. BIAS 1 3. OUTPUT 4. GROUND 5. GROUND 6. BIAS 2 7. INPUT 8. GROUND	STYLE 11: PIN 1. SOURCE 1 2. GATE 1 3. SOURCE 2 4. GATE 2 5. DRAIN 2 6. DRAIN 2 7. DRAIN 1 8. DRAIN 1	STYLE 12: PIN 1. SOURCE 2. SOURCE 3. SOURCE 4. GATE 5. DRAIN 6. DRAIN 7. DRAIN 8. DRAIN
STYLE 13: PIN 1. N.C. 2. SOURCE 3. SOURCE 4. GATE 5. DRAIN 6. DRAIN 7. DRAIN 8. DRAIN	STYLE 14: PIN 1. N-SOURCE 2. N-GATE 3. P-SOURCE 4. P-GATE 5. P-DRAIN 6. P-DRAIN 7. N-DRAIN 8. N-DRAIN	8. DRAIN 1  STYLE 15: PIN 1. ANODE 1 2. ANODE 1 3. ANODE 1 4. ANODE 1 5. CATHODE, COMMON 7. CATHODE, COMMON 8. CATHODE, COMMON	STYLE 16:  PIN 1. EMITTER, DIE #1 2. BASE, DIE #1 3. EMITTER, DIE #2 4. BASE, DIE #2 5. COLLECTOR, DIE #2 6. COLLECTOR, DIE #2 7. COLLECTOR, DIE #1 8. COLLECTOR, DIE #1
STYLE 17: PIN 1. VCC 2. V2OUT 3. V1OUT 4. TXE 5. RXE 6. VEE 7. GND 8. ACC STYLE 21: PIN 1. CATHODE 1	STYLE 18: PIN 1. ANODE 2. ANODE 3. SOURCE 4. GATE 5. DRAIN 6. DRAIN 7. CATHODE 8. CATHODE STYLE 22: PIN 1. I/O LINE 1	STYLE 19: PIN 1. SOURCE 1 2. GATE 1 3. SOURCE 2 4. GATE 2 5. DRAIN 2 6. MIRROR 2 7. DRAIN 1 8. MIRROR 1 STYLE 23: PIN 1. LINE 1 IN	STYLE 20: PIN 1. SOURCE (N) 2. GATE (N) 3. SOURCE (P) 4. GATE (P) 5. DRAIN 6. DRAIN 7. DRAIN 8. DRAIN STYLE 24: PIN 1. BASE
2. CATHODE 2 3. CATHODE 3 4. CATHODE 4 5. CATHODE 5 6. COMMON ANODE 7. COMMON ANODE 8. CATHODE 6	2. COMMON CATHODE/VCC 3. COMMON CATHODE/VCC 4. I/O LINE 3 5. COMMON ANODE/GND 6. I/O LINE 4 7. I/O LINE 5 8. COMMON ANODE/GND	2. COMMON ANODE/GND 3. COMMON ANODE/GND 4. LINE 2 IN 5. LINE 2 OUT 6. COMMON ANODE/GND 7. COMMON ANODE/GND 8. LINE 1 OUT	2. EMITTER 3. COLLECTOR/ANODE 4. COLLECTOR/ANODE 5. CATHODE 6. CATHODE 7. COLLECTOR/ANODE 8. COLLECTOR/ANODE
STYLE 25: PIN 1. VIN 2. N/C 3. REXT 4. GND 5. IOUT 6. IOUT 7. IOUT 8. IOUT	STYLE 26: PIN 1. GND 2. dv/dt 3. ENABLE 4. ILIMIT 5. SOURCE 6. SOURCE 7. SOURCE 8. VCC	STYLE 27: PIN 1. ILIMIT 2. OVLO 3. UVLO 4. INPUT+ 5. SOURCE 6. SOURCE 7. SOURCE 8. DRAIN	STYLE 28: PIN 1. SW_TO_GND 2. DASIC_OFF 3. DASIC_SW_DET 4. GND 5. V_MON 6. VBULK 7. VBULK 8. VIN
STYLE 29: PIN 1. BASE, DIE #1 2. EMITTER, #1 3. BASE, #2 4. EMITTER, #2 5. COLLECTOR, #2 6. COLLECTOR, #2 7. COLLECTOR, #1 8. COLLECTOR, #1	STYLE 30:     PIN 1. DRAIN 1     2. DRAIN 1     3. GATE 2     4. SOURCE 2     5. SOURCE 1/DRAIN 2     6. SOURCE 1/DRAIN 2     7. SOURCE 1/DRAIN 2     8. GATE 1		

DOCUMENT NUMBER:	98ASB42564B Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		COPY" in red.
DESCRIPTION:	SOIC-8 NB		PAGE 2 OF 2

onsemi and ONSEMi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMi., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any EDA class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer p

#### **PUBLICATION ORDERING INFORMATION**

LITERATURE FULFILLMENT:
Email Requests to: orderlit@onsemi.com

onsemi Website: www.onsemi.com

TECHNICAL SUPPORT North American Technical Support: Voice Mail: 1 800-282-9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support:

Phone: 00421 33 790 2910

For additional information, please contact your local Sales Representative