# LV5694P

**Bi-CMOS IC** 

## System Power Supply IC for Automotive Infotainment Multiple Output Linear Voltage Regulator



### Overview

The LV5694P is a multiple output linear regulator IC, which allows reduction of quiescent current. The LV5694P is specifically designed to address automotive infotainment systems power supply requirements. The LV5694P integrates 5 linear regulator outputs, 2 high side power switches, over current protection, overvoltage protection and thermal shutdown circuitry.

### Function

- Low consumption current:
  - $50\mu$ A (typ, only V<sub>DD</sub> output is in operation)
- 5 systems of regulator output
  - VDD for microcontroller:
    - output voltage: 5.0V/3.3V (always ON), maximum output current: 300mA
    - For SWD5V: output voltage: 5V, maximum output current: 500mA
    - For CD: output voltage: 7.6V/8.1V,
    - maximum output current: 2000mA
    - For illumination: output voltage: 9.0V,
      - maximum output current: 500mA

For audio: output voltage: 8.45V,

maximum output current: 800mA

 $\bullet$  2 lines of high side switch with interlock VCC



HZIP15J

AMP: Maximum output current: 500mA, voltage difference between input and output: 0.5V ANT: Maximum output current: 350mA, voltage difference between input and output: 0.5V

- Overcurrent protector
- Overvoltage protector: Typ 36V (All outputs are turned off)
- Overheat protector: Typ 175°C
- PchLDMOS is used in power output block

(Warning) The protector functions only improve the IC's tolerance and they do not guarantee the safety of the IC if used under the conditions out of safety range or ratings. Use of the IC such as use under over current protection range or thermal shutdown state may degrade the IC's reliability and eventually damage the IC.

#### **ORDERING INFORMATION**

See detailed ordering and shipping information on page 14 of this data sheet.

### Specifications

### **Absolute Maximum Ratings** at $Ta = 25^{\circ}C$

Parameter	Symbol	Conditions		Ratings	Unit
Power supply voltage	V <sub>CC</sub> max			36	V
Power dissipation	Pd max	IC unit	Ta ≤ 25°C	1.5	W
		At using AI heat sink		5.6	W
		At infinity heat sink		32.5	W
Peak voltage	V <sub>CC</sub> peak	Regarding Bias wave, refe	r to below the pulse.	50	V
Junction temperature	Tj max			150	°C
Operating temperature	Topr			-40 to +85	°C
Storage temperature	Tstg			-55 to +150	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

### **Recommended Operating Conditions** at $Ta = 25^{\circ}C$

Parameter	Conditions	Ratings	Unit
Power supply voltage rating 1	V <sub>DD</sub> output, SWD output	7 to 16	V
Power supply voltage rating 2	ILM output	10.8 to 16	V
Power supply voltage rating 3	Audio output, CD output	10 to 16	V
Power supply voltage rating 4	ANT output, AMP output	7.5 to 16	V

\* V<sub>CC</sub>1 should be as follows: V<sub>CC</sub>1>V<sub>CC</sub>-0.7V

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

Description				Ratings			
Parameter	Symbol	Conditions	min	typ	max	nax Unit	
V <sub>CC</sub> 1 input voltage	V <sub>CC</sub> 1		V <sub>CC</sub> -0.7V		16	V	
Current drain	ICC	$V_{DD}$ no load, CTRL1/2/3 = $[L/L/L]$		50	100	μA	
CTRL1/2/3 Input							
Low input voltage	V <sub>IL</sub> 1		-	-	0.3	V	
Middle1 input voltage	V <sub>IM</sub> 1		0.9	1.18	1.45	V	
Middle2 input voltage	V <sub>IM</sub> 2		1.85	2.10	2.4	V	
High input voltage	V <sub>IH</sub> 1		2.95	3.29	5.5	V	
Input impedance	R <sub>IH</sub> 1	Input voltage ≤ 3.3V	280	400	520	kΩ	
IKCD/IKV <sub>DD</sub> Input					•		
Low input voltage	V <sub>IL</sub> 2		-	-	0.7	V	
High input voltage	V <sub>IH</sub> 2	IKCD	V <sub>CC</sub> -0.7V	-	-	V	
		IKV <sub>DD</sub>	V <sub>CC</sub> 1-0.7V				
V <sub>DD</sub> output (5V/3.3V)							
Output voltage	V <sub>O</sub> 11	$I_O1 = 200$ mA, IKV <sub>DD</sub> =V <sub>CC</sub> 1	4.75	5.0	5.25	V	
	V <sub>O</sub> 12	I <sub>O</sub> 1 = 200mA, IKV <sub>DD</sub> =GND	3.16	3.3	3.45	V	
Output current	I <sub>O</sub> 1	$V_{O}$ 11 $\ge$ 4.70V, $V_{O}$ 12 $\ge$ 3.10V	300			mA	
Line regulation	∆V <sub>OLN</sub> 1	$7.5V < V_{CC}1 < 16V, I_O1 = 200mA$		30	70	mV	
Load regulation	∆V <sub>OLD</sub> 1	$1mA < I_O 1 < 200mA$		70	150	mV	
Dropout voltage 1	V <sub>DROP</sub> 1	I <sub>O</sub> 1 = 200mA (V <sub>DD</sub> output 5V)		0.8	1.6	V	
Dropout voltage 2	V <sub>DROP</sub> 1'	I <sub>O</sub> 1 = 100mA (V <sub>DD</sub> output 5V)		0.4	0.8	V	
Ripple rejection	R <sub>REJ</sub> 1	f = 120Hz, I <sub>O</sub> 1 = 200mA	30	40		dB	
Short circuit current	I <sub>S</sub> 1	V <sub>O</sub> 11, V <sub>O</sub> 12 = 0	50	150	340	mA	

### Electrical Characteristics at Ta = $25^{\circ}$ C, V<sub>CC</sub> = V<sub>CC</sub>1=14.4V (\*2)

Continued on next page.

Deremater	Oversk al	Oc- differen		Ratings		Llpit
Parameter	Symbol	Conditions	min	typ	max	Unit
AUDIO (8.45V) Output ; CTRL2	:=[M1 or H]					
Output voltage	V <sub>O</sub> 3	I <sub>O</sub> 3 = 650mA	8.16	8.45	8.7	V
Output current	I <sub>O</sub> 3	$V_O3 \ge 8.0V$	800			mA
Line regulation	∆V <sub>OLN</sub> 3	$10V < V_{CC} < 16V, I_O3$ = 650mA		30	90	mV
Load regulation	∆V <sub>OLD</sub> 3	$1mA < I_O3 < 650mA$		100	200	mV
Dropout voltage 1	V <sub>DROP</sub> 3	I <sub>O</sub> 3 = 650mA		0.7	1.2	V
Dropout voltage 2	V <sub>DROP</sub> 3'	I <sub>O</sub> 3 = 200mA		0.2	0.35	V
Ripple rejection	R <sub>REJ</sub> 3	f = 120Hz, I <sub>O</sub> 3 = 650mA	40	50		dB
Short circuit current	I <sub>S</sub> 3	V <sub>O</sub> 3 = 0	120	250	550	mA
ILM (9V) Output ; CTRL1 = M1	or H		· · ·			
Output voltage	V <sub>O</sub> 4	I <sub>O</sub> 4 = 350mA	8.7	9.0	9.3	V
Output current	I <sub>O</sub> 4	$V_{O}4 \ge 8.6V$	500			mA
Line regulation	∆V <sub>OLN</sub> 4	$10.8V < V_{CC} < 16V, I_O 4 = 350 mA$		40	100	mV
Load regulation	ΔV <sub>OLD</sub> 4	1mA < IO4 < 350mA		70	150	mV
Dropout voltage 1	VDROP4	I <sub>O</sub> 4 = 350mA		1.0	1.5	V
Dropout voltage 2	V <sub>DROP</sub> 4'	I <sub>O</sub> 4 = 200mA		0.3	0.6	V
Ripple rejection	R <sub>REJ</sub> 4	f = 120Hz, I <sub>O</sub> 4 = 350mA	40	50		dB
Short circuit current	I <sub>S</sub> 4	V <sub>O</sub> 4 = 0	100	200	400	mA
AMP_HS-SW; CTRL3 = M2 or	-	5				
Output voltage	V <sub>O</sub> 5	I <sub>O</sub> 5 = 500mA		V <sub>CC</sub> -0.5	V <sub>CC</sub> -1.0	V
Output current	I <sub>O</sub> 5	$V_{O5} \ge V_{CC}$ -1.0V	500		00	mA
Short circuit current	I <sub>S</sub> 5	$V_{O}5 = 0$	120	250	500	mA
ANT_HS-SW; CTRL3 = M1 or	-		-			
Output voltage	V <sub>O</sub> 6	I <sub>O</sub> 6 = 500mA		V <sub>CC</sub> -0.5	V <sub>CC</sub> -1.0	V
Output current	I <sub>O</sub> 6	$V_{O6} \ge V_{CC}$ -1.0V	350		100	mA
Short circuit current	I <sub>S</sub> 6	V <sub>O</sub> 6 = 0	100	200	450	mA
SWD5V; CTRL2 = M2 or H	180	100 0	100	200	100	110 (
Output voltage	V <sub>O</sub> 7	I <sub>O</sub> 7 = 350mA	4.75	5.0	5.25	V
Output current	-	V <sub>0</sub> 7 ≥ 4.7V	500	5.0	5.25	mA
-	1 <sub>0</sub> 7	· ·	500	20	70	
Line regulation	ΔV <sub>OLN</sub> 7	$10V < V_{CC} < 16V, I_{O}7 = 350mA$		30	-	mV
Load regulation	∆V <sub>OLD</sub> 7	$1mA < I_O7 < 350mA$		70	150	mV
Dropout voltage	V <sub>DROP</sub> 7	$I_07 = 350$ mA	10	0.8	1.6	V
Ripple rejection	R <sub>REJ</sub> 7	f = 120Hz, I <sub>O</sub> 7 = 350mA	40	50	450	dB
Short circuit current	I <sub>S</sub> 7	V <sub>O</sub> 7 = 0	100	200	450	mA
CD(7.6/8.1V output); CTRL1 =	_					
Output voltage	V <sub>O</sub> 81	I <sub>O</sub> 8 = 1300mA, IKCD=GND	7.2	7.6	8.0	V
	V <sub>O</sub> 82	I <sub>O</sub> 8 = 1300mA, IKCD=V <sub>CC</sub>	7.7	8.1	8.5	V
Output current	1 <sub>0</sub> 8	$V_0 81 \ge 7.1V, V_0 82 \ge 7.5V$	2000			mA
Line regulation	∆V <sub>OLN</sub> 8	10.5V < V <sub>CC</sub> < 16V, I <sub>O</sub> 8 = 1300mA		40	100	mV
Load regulation	∆V <sub>OLD</sub> 8	10mA < I <sub>O</sub> 8 < 1300mA		70	200	mV
Dropout voltage 1	V <sub>DROP</sub> 8	I <sub>O</sub> 8 = 1300mA		1.3	1.5	V
Dropout voltage 2	V <sub>DROP</sub> 8'	I <sub>O</sub> 8 = 350mA		0.35	0.7	V
Ripple rejection	R <sub>REJ</sub> 8	f = 120Hz, I <sub>O</sub> 8 = 1300mA	40	50		dB
Short circuit current	I <sub>S</sub> 8	V <sub>O</sub> 81 = 0, V <sub>O</sub> 82 = 0	300	550	1000	mA
Over voltage detection						

\*2: The entire specification has been defined based on the tests performed under the conditions where Tj and Ta (=25°C) are almost equal. There tests were performed with pulse load to minimize the increase of junction temperature (Tj).

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

### **Package Dimensions**

unit : mm

### HZIP15J

CASE 945AC ISSUE A



NOTE: The measurements are not to guarantee but for reference only.

\*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

• Allowable power dissipation derating curve



• Waveform applied during surge test



<b>CTRL Pin Output Truth Table</b> (each output is controllable by 4-value input)
---

INAMP	INANT	CTRL3	AMP	ANT
L	L	L	OFF	OFF
L	Н	M1	OFF	ON
Н	L	M2	ON	OFF
Н	Н	Н	ON	ON

CTRL2	SWD5V	AUDIO
L	OFF	OFF
M1	OFF	ON
M2	ON	OFF
Н	ON	ON

CTRL1	CD	ILM
L	OFF	OFF
M1	OFF	ON
M2	ON	OFF
Н	ON	ON



(Warning) Usage of CTRL pin

When CTRL pin transits between L and M2, since it passes M1, ILM/AUDIO/ANT is turned on for a moment. Likewise, when CTRL pin transits between H and M1, since it passes M2, ILM/AUDIO/ANT is turned off for a moment. To avoid operation failure by the above factors, please refer to (1) and (2) as shown below for precaution.

• Do not connect parasitic capacitor to CTRL as much as possible.

- If use of capacitor for CTRL is required, keep the resistance value as low as possible. (Recommendation level:  $2.2k\Omega/3.9k\Omega$ )
- Make sure that the output load capacitor has enough marjin against the voltage fluctuation due to instantaneous ON/OFF.
- (1) The time until a reaction occurs in output after shifting from CTRL ON to OFF (typ)

$OFF \to ON \text{ time}$	27°C
$CTRL1 \rightarrow ILM$	0.95µs
$CTRL2 \to AUDIO$	1.33µs
$CTRL3 \rightarrow ANT$	2.86µs

Due to quality fluctuation of the ICs in manufacturing process, the above-mentioned time can be shortened by 10 to 20%.

(2) The time until output starts to react after shifting from CTRL ON→OFF control (typ): All output: 200ns to 300ns

### Block Diagram



Pin Fu	nction		
Pin No.	Pin name	Description	Equivalent Circuit
1	ILM	ILM output pin ON when CTRL1 = M1, H 9V/0.5A	15
2 3	GND CD	GND pin CD output pin ON when CTRL1 = M2, H 8.1V/2A (IKCD=V <sub>CC</sub> ) 7.6V/2A (IKCD=GND)	$ \begin{array}{c} 15 \\ 3 \\ +E \\ 3 \\ +E \\ 45k\Omega \\ 2 \\ \end{array} $
4 6 8	CTRL1 CTRL2 CTRL3	CTRL1/2/3 input pin Four value input	$ \begin{array}{c} 15 \\  & \\  & \\ 4 \\ 6 \\  & \\ 8 \\  & \\ 2 \\ \end{array} $
5	AUDIO	AUDIO output pin ON when CTRL2 = M1, H 8.45V/0.8A	$15$ $5$ $257k\Omega$ $45k\Omega$ $1k\Omega$ $GND$
7	SWD	SWD output pin ON when CTRL2 = M2, H 5V/0.5A	$15$ $V_{CC}$ $7$ $134k\Omega$ $I_{K\Omega}$ $I_$

Pin No.	om preceding pag	Description	Equivalent Circuit
9	ANT	ANT output pin ON when CTRL3 = M1, H V <sub>CC</sub> -0.5V/350mA	
10	IKCD	CD voltage control input pin	
11	AMP	AMP output pin ON when CTRL2 = M2, H V <sub>CC</sub> -0.5V/500mA	
12	IKV <sub>DD</sub>	V <sub>DD</sub> voltage control input pin V <sub>CC</sub> 1/GND	(15) 5V 65kΩ 4.75MΩ (12) 4.75MΩ GND
13	V <sub>DD</sub>	V <sub>DD</sub> output pin 5.0V/0.3A (IKV <sub>DD</sub> = V <sub>CC</sub> 1) 3.3V/0.3A (IKV <sub>DD</sub> = GND)	$\begin{array}{c} 15 \\ \hline 13 \\ \hline 195k\Omega \\ \hline 140k\Omega \\ \hline 140k\Omega \\ \hline 140k\Omega \\ \hline 140k\Omega \\ \hline 100k\Omega \\ \hline 100k0$
14	V <sub>CC</sub> 1	V <sub>DD</sub> power supply pin	
15	VCC	Power supply pin	

### **Timing Chart**





### Applied circuit example



### Peripheral parts list

Name of part	Description	Recommended value	Remarks
C2, C4, C6, C8, C12	Output stabilization capacitor	10µF or more*	Electrolytic capacitor
C1, C3, C5, C7, C11	Output stabilization capacitor	$0.22 \mu F$ or more*	Ceramic capacitor
C14, C16	Power supply bypass capacitor	100µF or more	These capacitors must be placed near
C13, C15	Oscillation prevention capacitor	$0.22 \mu F$ or more	the $V_{CC}$ and GND pins.
C9, C10	AMP/ANT output stabilization capacitor	$2.2\mu F$ or more	
R1, R2	Resistance for protection	10 to 100k $\Omega$	
D1	Diode for prevention of backflow		Meeting the specifications of the rush
			electric current in a true use state
D2, D3, D4, D5	Diode for internal element protection	SB1003M3	
D6	Diode for internal element protection	SB1003M3	When a minus number surge is applied

\*: Make sure that the capacitors of the output pins are 10μF or higher and meets the condition of ESR is 0.001 to 10Ω (ceramic capacitor alone can be used.), in which voltage/ temperature fluctuation and unit differences are taken into consideration. Moreover, RF characteristics of electrolytic capacitor should be sufficient.

#### Caution for implementing LV5694P to a system board

The package of LV5694P is HZIP15J which has some metal exposures other than connection pins and heatsink as shown in the diagram below. The electrical potentials of (2) and (3) are the same as those of pin 15 and pin 1, respectively. (2) (=pin 15) is the V<sub>CC</sub> pin and (3) (=pin 1) is the ILM (regulator) output pin. When you implement the IC to the set board, make sure that the bolts and the heatsink are out of touch from (2) and (3). If the metal exposures touch the bolts which has the same electrical potential with GND, GND short occurs in ILM output and V<sub>CC</sub>. The exposures of (1) are connected to heatsink which has the same electrical potential with substrate of the IC chip (GND). Therefore, (1) and GND electrical potential of the set board can connect each other.

#### • HZIP15J outline



• Frame diagram (LV5694P) \*In the system power supply other than LV5694P, pin assignment may differ.



### HZIP15J Heat sink attachment

Heat sinks are used to lower the semiconductor device junction temperature by leading the head generated by the device to the outer environment and dissipating that heat.

- a. Unless otherwise specified, for power ICs with tabs and power ICs with attached heat sinks, solder must not be applied to the heat sink or tabs.
- b. Heat sink attachment
  - $\cdot$  Use flat-head screws to attach heat sinks.
  - Use also washer to protect the package.
  - · Use tightening torques in the ranges 39-59Ncm(4-6kgcm).
  - If tapping screws are used, do not use screws with a diameter larger than the holes in the semiconductor device itself.
  - $\cdot$  Do not make gap, dust, or other contaminants to get between the semiconductor device and the tab or heat sink.
  - Take care a position of via hole .
  - $\cdot$  Do not allow dirt, dust, or other contaminants to get between the semiconductor device and the tab or heat sink.
  - · Verify that there are no press burrs or screw-hole burrs on the heat sink.
  - $\cdot$  Warping in heat sinks and printed circuit boards must be no more than
  - 0.05 mm between screw holes, for either concave or convex warping.
  - $\cdot$  Twisting must be limited to under 0.05 mm.
  - · Heat sink and semiconductor device are mounted in parallel.
  - Take care of electric or compressed air drivers
  - The speed of these torque wrenches should never exceed 700 rpm, and should typically be about 400 rpm.
- c. Silicone grease
  - · Spread the silicone grease evenly when mounting heat sinks.
  - · Our company recommends YG-6260 (Momentive Performance Materials Japan LLC)
- d. Mount
  - First mount the heat sink on the semiconductor device, and then mount that assembly on the printed circuit board.
    When attaching a heat sink after mounting a semiconductor device into the printed circuit board, when tightening up a heat sink with the screw, the mechanical stress which is impossible to the semiconductor device and the pin doesn't hang.
- e. When mounting the semiconductor device to the heat sink using jigs, etc.,
  - Take care not to allow the device to ride onto the jig or positioning dowel.
  - · Design the jig so that no unreasonable mechanical stress is not applied to the semiconductor device.
- f. Heat sink screw holes
  - Be sure that chamfering and shear drop of heat sinks must not be larger than the diameter of screw head used.
  - When using nuts, do not make the heat sink hole diameters larger than the diameter of the head of the screws used. A hole diameter about 15% larger than the diameter of the screw is desirable.
  - $\cdot$  When tap screws are used, be sure that the diameter of the holes in the heat sink are not too small. A diameter about 15% smaller than the diameter of the screw is desirable.
- g. There is a method to mount the semiconductor device to the heat sink by using a spring band. But this method is not recommended because of possible displacement due to fluctuation of the spring force with time or vibration.





#### ORDERING INFORMATION

Device	Package	Shipping (Qty / Packing)
LV5694P-E	HZIP15J (Pb-Free)	20 / Fan-Fold

ON Semiconductor and the ON logo are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typical" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and the soficers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal