# MOSFET – Power, Dual, N-Channel with Integrated Schottky WDFN, (3 mm x 3 mm)

# 30 V, High Side 11 A / Low Side 13 A

#### **Features**

- Co-Packaged Power Stage Solution to Minimize Board Space
- Low Side MOSFET with Integrated Schottky
- Minimized Parasitic Inductances
- Optimized Devices to Reduce Power Losses
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant

#### **Applications**


- DC-DC Converters
- System Voltage Rails
- Point of Load



# ON Semiconductor®

#### http://onsemi.com

V <sub>(BR)DSS</sub>	R <sub>DS(ON)</sub> MAX	I <sub>D</sub> MAX
Q1 Top FET	17.4 mΩ @ 10 V	11 /
30 V	25 mΩ @ 4.5 V	11 A
Q2 Bottom	13.3 m $\Omega$ @ 10 V	10.4
FET 30 V	20 mΩ @ 4.5 V	13 A



#### **PIN CONNECTIONS**

D1 4		5 S2				
D13 9	10 S1/D2	6 S2				
D1 2 D1	S1/D2	7 S2				
G1 1		8 G2				
(Bottom View)						

#### MARKING DIAGRAM



WDFN8 CASE 511BP



4901 = Specific Device Code A = Assembly Location

Y = Year
WW = Work Week
Pb-Free Package

(Note: Microdot may be in either location)

#### **ORDERING INFORMATION**

See detailed ordering and shipping information in the package dimensions section on page 5 of this data sheet.

# MAXIMUM RATINGS (T<sub>J</sub> = 25°C unless otherwise stated)

Parameter		Symbol	Value	Unit		
Drain-to-Source Voltage	Q1	V <sub>DSS</sub>	30	V		
Drain-to-Source Voltage	Q2	1				
Gate-to-Source Voltage	Q1	V <sub>GS</sub>	±20	V		
Gate-to-Source Voltage	Q2	1				
Continuous Drain Current R <sub>0JA</sub> (Note 1)	nuous Drain Current $R_{\theta JA}$ (Note 1) $T_A = 25^{\circ}C$				8.3	
		T <sub>A</sub> = 85°C			6.0	
		T <sub>A</sub> = 25°C	Q2	1	9.6	A
		T <sub>A</sub> = 85°C			6.9	
Power Dissipation		T <sub>A</sub> = 25°C	Q1	P <sub>D</sub>	1.82	W
RθJA (Note 1)			Q2	1	1.88	
Continuous Drain Current $R_{\theta JA} \le 10 \text{ s (Note 1)}$		T <sub>A</sub> = 25°C	Q1	I <sub>D</sub>	11	
		T <sub>A</sub> = 85°C			8	1.
	Steady	T <sub>A</sub> = 25°C	Q2	1	13	A
	State	T <sub>A</sub> = 85°C			9.1	
Power Dissipation		T <sub>A</sub> = 25°C	Q1	P <sub>D</sub>	3.23	W
$R_{\theta JA} \le 10 \text{ s (Note 1)}$			Q2		3.27	
Continuous Drain Current R <sub>θJA</sub> (Note 2)		T <sub>A</sub> = 25°C	Q1	I <sub>D</sub>	5.5	
		T <sub>A</sub> = 85°C			4.0	٦ ,
		T <sub>A</sub> = 25°C	Q2		6.3	A
		T <sub>A</sub> = 85°C			4.5	
Power Dissipation		T <sub>A</sub> = 25 °C	Q1	$P_{D}$	0.80	W
R <sub>θJA</sub> (Note 2)			Q2	1	0.81	
Pulsed Drain Current		TA = 25°C	Q1	I <sub>DM</sub>	65	Α
		tp = 10 μs	Q2	1	70	
Operating Junction and Storage Temperature			Q1	T <sub>J</sub> , T <sub>STG</sub>	-55 to +150	°C
			Q2	1		
Source Current (Body Diode)			Q1	I <sub>S</sub>	4.2	Α
	Q2	1	6.0			
Drain to Source DV/DT		dV/dt	6	V/ns		
Single Pulse Drain-to-Source Avalanche Energy (T $V_{GS}$ = 10 V, $I_{L}$ = 9.0 $A_{pk}$ , $L$ = 0.3 mH, $R_{G}$ = 25 $\Omega$ )	Q1	EAS	12	mJ		
Single Pulse Drain-to-Source Avalanche Energy (T $V_{GS}$ = 10 V, $I_L$ = 9.5 $A_{pk}$ , $L$ = 0.3 mH, $R_G$ = 25 $\Omega$ )	Q2	EAS	13.5			
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)		TL	260	°C		

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

Surface-mounted on FR4 board using 1 sq-in pad, 2 oz Cu
 Surface-mounted on FR4 board using the minimum recommended pad size of 90 mm<sup>2</sup>

# THERMAL RESISTANCE MAXIMUM RATINGS

Parameter	FET	Symbol	Value	Unit
Junction-to-Ambient - Steady State (Note 3)	Q1	$R_{ heta JA}$	68.8	
	Q2		66.4	
Junction-to-Ambient - Steady State (Note 4)	Q1	$R_{ heta JA}$	156.4	0000
	Q2		153.9	°C/W
Junction-to-Ambient - (t ≤ 10 s) (Note 3)	Q1	$R_{ heta JA}$	38.7	1
	Q2		38.2	

Parameter	FET	Symbol	Test C	ondition	Min	Тур	Max	Unit
OFF CHARACTERISTICS	-	•				-	•	-
Drain-to-Source Break-	Q1	V <sub>(BR)DSS</sub>	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$		30			V
down Voltage	Q2				30			
Drain-to-Source Break-	Q1	V <sub>(BR)DSS</sub>				18		mV /
down Voltage Temperature Coefficient	Q2	/T <sub>J</sub>				15		°C
Zero Gate Voltage Drain Current	Q1	I <sub>DSS</sub>	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 24 V	T <sub>J</sub> = 25°C			1	μΑ
Current			V <sub>DS</sub> = 24 V	T <sub>J</sub> = 125°C			10	
	Q2		V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 24 V	T <sub>J</sub> = 25°C			500	
Gate-to-Source Leakage	Q1	I <sub>GSS</sub>	V <sub>GS</sub> = 0 V, VDS = ±20 V		1		±100	nA
Current	Q2						±100	1
ON CHARACTERISTICS (Not	e 5)							
Gate Threshold Voltage	Q1	V <sub>GS(TH)</sub>	$V_{GS}$ = VDS, $I_D$ = 250 $\mu$ A		1.2		2.2	V
	Q2				1.2		2.2	
Negative Threshold Temperature Coefficient	Q1	V <sub>GS(TH)</sub> /				4.5		mV / °C
ature Coefficient	Q2	IJ				4.0		
Drain-to-Source On Resist-	Q1	R <sub>DS(on)</sub>	V <sub>GS</sub> = 10 V	I <sub>D</sub> = 9 A		14	17.4	
ance			V <sub>GS</sub> = 4.5 V	I <sub>D</sub> = 9 A		20	25	mΩ
	Q2		V <sub>GS</sub> = 10 V	I <sub>D</sub> = 11 A		11	13.3	11152
			V <sub>GS</sub> = 4.5 V	I <sub>D</sub> = 11 A		16	20	
Forward Transconductance	Q1	9FS	V <sub>DS</sub> = 1.5	V, I <sub>D</sub> = 9 A		16		S
	Q2					18		
CHARGES, CAPACITANCES	& GATE	RESISTANCE						
Innut Conscitones	Q1	_				605		
Input Capacitance	Q2	C <sub>ISS</sub>				660		
Output Capacitanas	Q1		V 0V4 4	V <sub>GS</sub> = 0 V, f = 1 MHz, V <sub>DS</sub> = 15 V		190		,,r
Output Capacitance	Q2	C <sub>OSS</sub>	$v_{GS} = 0 \text{ V},        $	IVI⊓∠, V <sub>DS</sub> = 15 V		325		pF
Poverse Canacitanas	Q1					102		
Reverse Capacitance	Q2	C <sub>RSS</sub>				17.5		

Q2

17.5

Surface–mounted on FR4 board using 1 sq-in pad, 2 oz Cu
 Surface–mounted on FR4 board using the minimum recommended pad size of 90 mm²

<sup>5.</sup> Pulse Test: pulse width ≤ 300 μs, duty cycle ≤ 2%
6. Switching characteristics are independent of operating junction temperatures.

# **ELECTRICAL CHARACTERISTICS** (T<sub>1</sub> = 25°C unless otherwise specified)

Parameter	FET	Symbol	Test C	ondition	Min	Тур	Max	Unit
CHARGES, CAPACITANCE	S & GATE	RESISTANCI	E					
Total Cata Chausa	Q1	0				6.5		
Total Gate Charge	Q2	$Q_{G(TOT)}$				5.0		1
Thursday I Oak Okassa	Q1	0				1.1		
Threshold Gate Charge	Q2	Q <sub>G(TH)</sub>	\/ 45\/\/			1.1		
Gate-to-Source Charge	Q1	- Q <sub>GS</sub>	$v_{GS} = 4.5 \text{ v}, v_D$	<sub>S</sub> = 15 V; I <sub>D</sub> = 9 A		1.9		nC
Gate-to-Source Charge	Q2					2.0		
Coto to Droin Chargo	Q1	0	$Q_{GD}$			3.2		
Gate-to-Drain Charge	Q2	<b>Q</b> GD			1.46			
Total Cata Chargo	Q1	0	V <sub>GS</sub> = 10 V, V <sub>DS</sub> = 15 V; I <sub>D</sub> = 9 A			12		пС
Total Gate Charge	Q2 Q <sub>G(TOT)</sub>		$\mathbf{v}_{GS} = 10 \text{ v}, \mathbf{v}_{DS}$	S = 15 V; I <sub>D</sub> = 9 A		10.6		iiC
SWITCHING CHARACTERIS	STICS (No	te 6)						
Turn-On Delay Time	Q1	<b>†</b>				8.0		
Turri-Ori Delay Time	Q2	t <sub>d</sub> (ON)				7.5		ns
Rise Time	Q1		$V_{GS}$ = 4.5 V, $V_{DS}$ = 15 V, $I_D$ = 9 A, $R_G$ = 3.0 $\Omega$			7.2		
	Q2					11.2		
Turn-Off Delay Time	Q1	t <sub>d(OFF)</sub>				11		
Turri-On Delay Time	Q2					11.6		
Fall Time	Q1	+.				3.3		
T all Tillle	Q2	t <sub>f</sub>				1.9		
SWITCHING CHARACTERIS	STICS (No	te 6)						
Turn-On Delay Time	Q1	+				4.2		
Turri-Ori Delay Time	Q2	t <sub>d(ON)</sub>				4.3		
Rise Time	Q1	+				11.6		
nise fillie	Q2	t <sub>r</sub>	V <sub>GS</sub> = 10 V,	V <sub>DS</sub> = 15 V,		11.4		20
Turn Off Doloy Time	Q1	<u> </u>	$I_D = 9 A$ ,	$V_{GS}$ = 10 V, $V_{DS}$ = 15 V, $I_{D}$ = 9 A, $R_{G}$ = 3.0 $\Omega$		14.1		ns
Turn-Off Delay Time	Q2	t <sub>d(OFF)</sub>	OFF)			14.3		
Q1	+				2.0		1	
Fall Time	Q2	Q2 t <sub>f</sub>			1.3			
DRAIN-SOURCE DIODE CH	HARACTE	RISTICS						_
	0.1		V <sub>GS</sub> = 0 V,	T <sub>J</sub> = 25°C		0.80	1.2	
Francis Notice	Q1	.,	$V_{GS} = 0 V$ , $I_S = 3 A$	$T_{J} = 125^{\circ}C$		0.65		.,
Forward Voltage		$V_{SD}$	V <sub>GS</sub> = 0 V,	T <sub>J</sub> = 25°C		0.50	0.80	V
	Q2		I <sub>S</sub> = 2 A	T <sub>J</sub> = 125°C		0.45		

- 5. Pulse Test: pulse width  $\leq$  300  $\mu$ s, duty cycle  $\leq$  2% 6. Switching characteristics are independent of operating junction temperatures.

# **ELECTRICAL CHARACTERISTICS** (T<sub>J</sub> = 25°C unless otherwise specified)


Parameter	FET	Symbol	Test Condition	Min	Тур	Max	Unit
DRAIN-SOURCE DIODE CHA	ARACTE	RISTICS					
D D T	Q1				17.9		
Reverse Recovery Time	Q2	t <sub>RR</sub>			23.3		1
Ohausa Tissa	Q1	1-	7		9.0		ns
Charge Time	Q2	ta	V 0 V 1 /1 100 A/ - 1 0 A		11.3		
D: 1 - T	Q1		$V_{GS} = 0 \text{ V}, d_{IS}/d_t = 100 \text{ A/}\mu\text{s}, I_S = 3 \text{ A}$		9.0		
Discharge Time	Q2	tb			12		
	Q1				8.0		nC
Reverse Recovery Charge	Q2	$Q_{RR}$			12		
PACKAGE PARASITIC VALU	ES			•			•
On the last state of	Q1	,			0.36		
Source Inductance	Q2	L <sub>S</sub>			0.36		nH
B : I I .	Q1				0.054		1
Drain Inductance	Q2	L <sub>D</sub>	T 0500		0.054		nH
0.1.1.1	Q1	<u> </u>	$T_A = 25^{\circ}C$		1.3		
Gate Inductance	Q2	L <sub>G</sub>			1.3		nH
0.5	Q1				0.8		
Gate Resistance	O2	$R_{G}$			0.8		Ω

#### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
NTLLD4901NFTWG	WDFN8 (Pb-Free)	3000 / Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

<sup>5.</sup> Pulse Test: pulse width ≤ 300 μs, duty cycle ≤ 2%
6. Switching characteristics are independent of operating junction temperatures.



#### **TYPICAL CHARACTERISTICS - Q1**

V<sub>GS</sub>, GATE-TO-SOURCE VOLTAGE (V)




Figure 7. Capacitance Variation




Figure 8. Gate-to-Source and Drain-to-Source Voltage vs. Total Charge




Figure 9. Resistive Switching Time Variation vs. Gate Resistance




Figure 10. Diode Forward Voltage vs. Current




Figure 11. Maximum Rated Forward Biased Safe Operating Area




Figure 12. Maximum Avalanche Energy vs. Starting Junction Temperature





Figure 13. Thermal Response



#### **TYPICAL CHARACTERISTICS - Q2**

V<sub>GS</sub>, GATE-TO-SOURCE VOLTAGE (V)




Figure 20. Capacitance Variation




Figure 21. Gate-to-Source and

rigule 20. Capacitance variation





Figure 22. Resistive Switching Time Variation vs. Gate Resistance



V<sub>SD</sub>, SOURCE-TO-DRAIN VOLTAGE (V)

Figure 23. Diode Forward Voltage vs. Current

0.5 0.6

0.7

8.0

0.9 1.0

0.1

0.2 0.3 0.4




Figure 24. Maximum Rated Forward Biased Safe Operating Area




Figure 25. Maximum Avalanche Energy vs. Starting Junction Temperature





Figure 26. Thermal Response



*For additional information on our Pb-Free strategy and soldering
details, please download the ON Semiconductor Soldering and
Mounting Techniques Reference Manual, SOLDERRM/D.

DOCUMENT NUMBER:	98AON53342E	Electronic versions are uncontrolled except when accessed directly from the Document Reportant Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	WDFN8, 3X3, 0.65P		PAGE 1 OF 1		

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems. or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales