

#### www.ablic.com

# QUAD ±100V 2A TRUE 5-LEVEL ULTRASOUND PULSER

© ABLIC Inc., 2017-2022 Rev.2.1\_00


The ABLIC Inc. HDL6M05543 is a quad, true 5-level RTZ, high-voltage, high-speed ultrasound pulser. The HDL6M05543 comprises logic interfaces, level translators, MOSFET gate drive buffers with floating voltage regulators, high-voltage, high-current MOSFETs, and active T/R switches.

### Functions

• Quad true 5-level pulser with active T/R switch with 3-input per channel

### Features

- 0 to ±100V output voltage
- ±2A source and sink peak current for the 1<sup>st</sup> high-voltage (HV) pulses (V<sub>PP</sub>1/V<sub>NN</sub>1)
- ±2A source and sink peak current with ±1A active clamp for the 2<sup>nd</sup> HV pulses (V<sub>PP</sub>2/V<sub>NN</sub>2)
- ±2A source and sink peak current for active ground clamp
- 250Ω (±0.1A) active ground clamp without blocking diode for anti-leakage (Analog SW type)
- Embedded floating voltage regulators
- Symmetrical positive and negative pulse waveforms for low 2<sup>nd</sup> order harmonic distortion
- Up to 200MHz LVDS/LVCMOS clock with 2-bit edge control (transparent mode available)
- 10Ω active T/R switch with 2-bit turn-on timing control
- 20MHz output frequency @±60V output, 220pF load
- 1.8V to 5V CMOS logic interface
- Noise-cut diodes at each HV output
- 4-mode output current control for the 2<sup>nd</sup> HV rail
- Automatic thermal protection with indicator
- Power-up/down reset function for free power sequencing and for fail-safe in abrupt power drop
- Latch-up free, low crosstalk between channels by SOI CMOS technology
- 64-lead 9x9mm QFN package (RoHS compliant)



# 1. Absolute Maximum Ratings

T<sub>A</sub>=25°C unless otherwise noted.

Table 1 Absolute Maximum Ratings

No.	Items	Symbol	Value	Units	Condition
1	Logic supply voltage	V <sub>LL</sub>	-0.4 to +7	V	
2	Positive supply voltage	$V_{DD}$	-0.4 to +7	V	
3	Negative supply voltage	Vss	-7 to +0.4	V	
4	Positive high-voltage supplies	Vpp1, Vpp2	-0.5 to +105	V	
5	Negative high-voltage supplies	V <sub>NN</sub> 1, V <sub>NN</sub> 2	-105 to +0.5	V	
6	Positive high-voltage difference	(V <sub>PP</sub> 1-V <sub>PP</sub> 2)	-105 to +105	V	
7	Negative high-voltage difference	(V <sub>NN</sub> 1-V <sub>NN</sub> 2)	-105 to +105	>	
8	High-voltage outputs (x=1~4)	HV <sub>оит</sub> х	-105 to +105	V	
9	Low-voltage outputs (x=1~4)	LV <sub>OUT</sub> X	-1 to +1	V	
10	THP (Thermal Protection) output	THP	-0.4 to +7	V	
11	All Logic input voltages (x=1~4)	INx_[2:0], EN, CLKEN, CLK, CLKB, CLKIF, CKDL[1:0], CC[1:0], TR[1:0], LVDSTM	-0.4 to +7	>	
12	Operating junction temperature	T <sub>Jop</sub>	-20 to +150	°C	
13	Operating free-air Temperature	T <sub>A</sub>	0 to +75	°C	
14	Storage temperature	T <sub>STG</sub>	-55 to +150	°C	
15	Maximum power dissipation	P <sub>Dmax</sub>	4	W	

NOTE: Stresses beyond the absolute maximum ratings may cause permanent damage to the product.

# 2. Operating Supply Voltages, Logic Inputs, and Power sequencing

### 2.1 Operating Supply Voltages

Table 2 Operating Supply Voltages

No	Items	Symbol	Min	Тур	Max	Units	Condition
	Lania avendu valtana		2.4	2.5 to 3.3	3.6	٧	Clock mode
ı	Logic supply voltage	$V_LL$	1.7	1.8 to 5	$V_{\text{DD}}$	>	Transparent mode
2	Positive supply voltage	$V_{DD}$	4.75	5	5.25	V	
3	Negative supply voltage	Vss	-5.25	-5	-4.75	V	
4	Positive high-voltage supplies	Vpp1, Vpp2	0	-	100	V	
5	Negative high-voltage supplies	V <sub>NN</sub> 1, V <sub>NN</sub> 2	-100	-	0	V	
6	Positive high-voltage difference	(Vpp1-Vpp2)	-100	-	100	V	
7	Negative high-voltage difference	(V <sub>NN</sub> 1-V <sub>NN</sub> 2)	-100	-	100	V	
8	IC substrate voltage *	VsuB	-	0	1	V	
9	V <sub>PP</sub> x, V <sub>NN</sub> x slew rate (x=1,2)	SR <sub>MAX</sub>	-	-	25	V/ms	

NOTE: \* The package exposed pad internally connected to the IC substrate must be soldered to the ground.

### 2.2 Logic Inputs

Clock (CLK) mode synchronizes data inputs INx\_[2:0] (x=1~4) with a differential LVDS/CMOS clock. Transparent (TP) mode without using clock is also available.

#### CLK mode:

Set CLKEN=0. INx\_[2:0] are decoded, clocked, level-translated, then sent to high-voltage output stage. Differential clock input has two modes as shown below.

- LVDS CLK mode: set CLKIF=0. See Table 3 and 4 for the logic inputs, CLK, and CLKB.
- CMOS CLK mode: set CLKIF=1. See Table 3 for all the logic inputs.

#### TP mode:

Set CLKEN=CLKIF=1, CLK=CLKB=0. INx\_[2:0] are decoded, level-translated, then sent to high-voltage output stage. See Table 3 for all the logic inputs.

Table 3 Logic Inputs

No	Items	Symbol	Min	Тур	Max	Units	C	Condition
1	High-level logic input voltage	VIH	0.8V <sub>LL</sub>	-	V <sub>LL</sub>	V		
2	Low-level logic input voltage	$V_{IL}$	0	ı	0.2V <sub>LL</sub>	V		
3	Logic input capacitance	Cin	-	3	-	pF		
4	Logic input high current *1	Iιн	-10	ı	10	μΑ		
5	Logic input low current *2	lıL	-10	ı	10	μΑ		
	I		-	-	800	ps	CLK≥100MHz	CMOS CLK mode
6	Input rise/fall time	tr, tf	-	•	2.0	ns	CLK<100MHz	10~90% CLK, CLKB, INx_[2:0]
7	Input clock frequency	fclk	-	ı	200	MHz	CMOS CLK m	node, CLK, CLKB,
8	Duty cycle	Dclk	40	50	60	%	fclk=1/T, Dclk=	-τ/T, See Fig.3
9	Data Setup time	tsu	1.4	1	-	ns	CLK mode, Cl	KDL[1:0]='00'
10	Data Hold time	t <sub>HLD</sub>	1.4	-	-	ns	INx_[2:0] to CI	LK/CLKB, See Fig.3

#### NOTE:

Table 4 LVDS Clock Inputs (CLK, CLKB)

No	Items	Symbol	Min	Тур	Max	Units	Condition
1	High-level input voltage	V <sub>IH</sub>	1.265	-	ı	V	V <sub>IHCMR</sub> (Typ)+V <sub>DIFF</sub> (Min)/2
2	Low-level input voltage	VIL	ı	-	1.135	V	V <sub>IHCMR</sub> (Typ)-V <sub>DIFF</sub> (Min)/2
3	Differential input voltage range	V <sub>DIFF(range)</sub>	0.13	0.35	0.49	±V	same as CLK,CLKB voltage swing See Fig.2
4	Differential input voltage peak to peak swing	$V_{DIFF(p\text{-}p)}$	0.26	0.7	0.98	$V_{pp}$	CLK-CLKB  differential peak-to-peak voltage swing, See Fig.2
5	Input voltage common mode range	VIHCMR	0.84	1.2	1.56	>	
6	Differential input impedance	R <sub>IN</sub>	85	100	115	Ω	LVDSTM=1
7	High-level input current	liH	ı	ı	5.8	mA	
8	Low-level input current	IιL	ı	ı	5.8	mA	
9	Input rise/fall time	t <sub>r</sub> , t <sub>f</sub>	1	-	600	ps	20% to 80% of V <sub>DIFF</sub>
10	Input clock frequency	fclk	-	1	200	MHz	LVDS CLK mode, CLK, CLKB,
11	Duty cycle	Dclk	40	50	60	%	$f_{CLK}=1/T$ , $D_{CLK}=\tau/T$ , See Fig.3


NOTE: Please refer to table 3 for the logic inputs other than CLK, CLKB in LVDS CLK mode.

<sup>\*1)</sup> TR[1:0], CKDL[1:0], and LVDSTM have 50 $\mu$ A leak at VLL=2.5V due to 50 $k\Omega$  internal pull-down resistor.

<sup>\*2)</sup> EN, CC[1:0], CLKEN, and CLKIF have 50 $\mu$ A leak at V<sub>LL</sub>=2.5V due to 50k $\Omega$  internal pull-up resistor.

Differential input voltage range (VDIFF(range))

Differential input voltage peak to peak swing (VDIFF(p-p))






Fig.2 LVDS clock inputs




Fig.3 Setup/Hold Time

#### 2.3 Power Supply Sequencing

Embedded low-voltage (LV) power-up/down reset function provides free power supply sequencing.

It also provides fail-safe system in abrupt LV power supply drop.

When any one of LV power supplies is turned off during operation, all internal circuits will be immediately reset, and both inputs and outputs will be disabled.

Once all LV power supplies are restored, both inputs and outpus will be enabled.

### 3. Typical Application Circuit




Fig.4 Typical Application Circuit

#### Note:

- 1. High-voltage power supply pins, V<sub>PP</sub>x/V<sub>NN</sub>x (x=1,2), can draw fast transient currents up to ±2.0A. Therefore, ceramic capacitors of ≥200V 0.1μF to 1μF (C1~8) should be connected as close to the pins as possible for bypassing purpose.
- 2. Ceramic capacitors of ≥16V 10µF (C9~16), ≥16V 100nF (C17~28), and ≥16V 0.1µF to 1µF (C29~31) should also be connected between high-voltage power supply pins and corresponding floating voltage pins V<sub>FPX</sub>/V<sub>FNX</sub>, and low-voltage power supply pins for bypassing purpose. Connect those as close to the pins as possible.
- 3. It is also important to minimize the trace length and to have enough trace width of those high voltage and floating voltage lines.
- 4. The thermal tab on the bottom of the package must be soldered to the GND.
- 5. Please refer to Mode Control Tables for detailed CC[1:0], TR[1:0], and CKDL[1:0] setting.
- 6. High-voltage diodes (e.g. BAV23S) between HV<sub>OUT</sub>x and V<sub>PP</sub>1/V<sub>NN</sub>1 (highest voltage) are recommended to clamp excessive voltage overshoot caused by reverberation.

### 4. Electrical Characteristics

# 4.1 Operating Supply Currents

Table 5 Operating Supply Currents

 $V_{LL}=2.5V,\ V_{DD}/V_{SS}=+/-5V,\ T_A=25^{\circ}C,\ CLK=CLKB=100MHz/0(CLKEN=0/1),\ TR[1:0]=CKDL[1:0]='00',\ HV_{OUT}\ load=220pF//200\Omega,\ LV_{OUT}\ load=47pF//200\Omega,\ unless \ otherwise\ specified.$ 

NI-	14.0		0		Spec		11:4	0	
No.	ite	ms	Symbol	Min	Тур	Max	Units	Conditions	
		TP		-	0.0	-	mA	Quiescent current-1	
1	V <sub>LL</sub> current	LVDS CLK	ILLQD	-	0.1	-	mA		
		CMOS CLK		-	0.05	-	mA	EN=1(Disable)	
		TP		-	2.4	-	mA	INx_[2:0]='000' Current mode 3 (CC[1:0]='11')	
2	V <sub>DD</sub> current	LVDS CLK	I <sub>DDQD</sub>	-	2.4	-	mA	V <sub>P</sub> P1/V <sub>NN</sub> 1=+/-100V	
		CMOS CLK		-	2.4	-	mA	V <sub>PP</sub> 2/V <sub>NN</sub> 2=+/-100V	
3	Vss current		Issqd	-	0.62	-	mA		
4	V <sub>PP</sub> 1 current		IPP1QD	-	0.04	-	mA		
5	V <sub>NN</sub> 1 current		I <sub>NN1QD</sub>	-	0.04	-	mA		
6	V <sub>PP</sub> 2 current		I <sub>PP2QD</sub>	-	0.04	-	mA		
7	V <sub>NN</sub> 2 current		Inn2QD	-	0.04	1	mA		
		TP		-	0.05	-	mA	Quiescent current-2	
8	V <sub>LL</sub> current	LVDS CLK	ILLQE	-	0.15	1	mA		
		CMOS CLK		-	0.1	-	mA	EN=0(Enable)	
		TP		-	3	-	mA	INx_[2:0]='000' Current mode 3 (CC[1:0]='11')	
9	V <sub>DD</sub> current	LVDS CLK	IDDQE	-	15	•	mA	V <sub>PP</sub> 1/V <sub>NN</sub> 1=+/-100V	
		CMOS CLK		-	13	-	mA	V <sub>PP</sub> 2/V <sub>NN</sub> 2=+/-100V	
10	Vss current		Issqe	-	0.9	-	mA		
11	V <sub>PP</sub> 1 current		IPP1QE	-	0.16	-	mA		
12	V <sub>NN</sub> 1 current		I <sub>NN1QE</sub>	-	0.16	-	mA		
13	V <sub>PP</sub> 2 current		I <sub>PP2QE</sub>	-	0.16	-	mA		
14	V <sub>NN</sub> 2 current		I <sub>NN2QE</sub>	-	0.16	-	mA		
		TP		-	0.05	-	mA	PW operating current	
15	V <sub>LL</sub> current	LVDS CLK	I <sub>LLPW</sub>	-	0.15	-	mA		
		CMOS CLK		-	0.1	-	mA	EN=0	
		TP		-	6.5	-	mA	Current mode 3 (CC[1:0]='11') 4-channel active	
16	V <sub>DD</sub> current	LVDS CLK	I <sub>DDPW</sub>	-	22	-	mA	Bipolar 3-level 2-cycle	
		CMOS CLK		-	20	-	mA	P1/N1-drive	
17	Vss current		Isspw	-	5.5	-	mA	f=5MHz, PRT=200µs	
18	V <sub>PP</sub> 1 current		I <sub>PP1PW</sub>	-	2.2	-	mA	V <sub>PP</sub> 1/V <sub>NN</sub> 1=+/-60V	
19	V <sub>NN</sub> 1 current		Inn1pw	-	2.4	-	mA		
20	V <sub>PP</sub> 2 current		I <sub>PP2PW</sub>	-	0.16	-	mA		
21	V <sub>NN</sub> 2 current		I <sub>NN2PW</sub>	-	0.16	-	mA		

Table 5 Operating Supply Currents (continued)

NI-	14.0		0		Spec		1.1	0 1:4:
No.	Ite	ms	Symbol	Min	Тур	Max	Units	Conditions
		TP		Ī	0.18	-	mA	CW operating current-1
22	VLL current	LVDS CLK	ILLCW3	ı	0.26	-	mA	
		CMOS CLK		-	0.21	-	mA	EN=0
		TP		-	20	-	mA	Current mode 3 (CC[1:0]='11')
23	V <sub>DD</sub> current	LVDS CLK	I <sub>DDCW3</sub>	-	35	-	mA	4-channel active Bipolar 3-level Continuous
		CMOS CLK		-	33	-	mA	P2/N2-drive
24	Vss current		Isscw <sub>3</sub>	-	15	-	mA	f=5MHz
25	V <sub>PP</sub> 1 current		I <sub>PP1CW3</sub>	_	0.16	-	mA	V <sub>PP</sub> 1/V <sub>NN</sub> 1=+/-5V
26	V <sub>NN</sub> 1 current		I <sub>NN1CW3</sub>	-	0.16	-	mA	V <sub>PP</sub> 2/V <sub>NN</sub> 2=+/-5V
27	V <sub>PP</sub> 2 current		I <sub>PP2CW3</sub>	-	84	-	mA	
28	V <sub>NN</sub> 2 current		I <sub>NN2CW3</sub>	-	86	-	mA	
		TP		-	0.27	-	mA	CW operating current-2
29	VLL current	LVDS CLK	ILLCW2	-	0.3	-	mA	
		CMOS CLK		-	0.26	-	mA	EN=0
		TP		_	19	-	mA	Current mode 2 (CC[1:0]='10')
30	V <sub>DD</sub> current	LVDS CLK	I <sub>DDCW2</sub>	_	35	-	mA	4-channel active Bipolar 3-level Continuous
		CMOS CLK		_	33	-	mA	P2/N2-drive
31	Vss current		Isscw2	_	13	_	mA	f=5MHz
32	V <sub>PP</sub> 1 current		IPP1CW2	_	0.16	_	mA	V <sub>PP</sub> 1/V <sub>NN</sub> 1=+/-5V
33	V <sub>NN</sub> 1 current		I <sub>NN1CW2</sub>	_	0.16	_	mA	V <sub>PP</sub> 2/V <sub>NN</sub> 2=+/-5V
34	V <sub>PP</sub> 2 current		IPP2CW2	_	80	_	mA	
35	V <sub>NN</sub> 2 current		I <sub>NN2CW2</sub>	_	83	_	mA	
	THAT SALLSH	TP	111120112	_	0.22	_	mA	CW operating current-3
36	V <sub>LL</sub> current	LVDS CLK	ILLCW1	_	0.30	_	mA	
		CMOS CLK	, LLOW	_	0.26	_	mA	EN=0
		TP		_	15	_	mA	Current mode 1 (CC[1:0]='01')
37	V <sub>DD</sub> current	LVDS CLK	IDDCW1	_	31	_	mA	4-channel active
0,	V DD Garront	CMOS CLK	IBBOWT	_	29	_	mA	Bipolar 3-level Continuous P2/N2-drive
38	Vss current	OWOO OLIK	Isscw <sub>1</sub>	_	10	-	mA	f=5MHz
	V <sub>PP</sub> 1 current		IPP1CW1	_	0.16	_		V <sub>PP</sub> 1/V <sub>NN</sub> 1=+/-5V
40	V <sub>NN</sub> 1 current		Inn1cw1	_	0.16	_	mA	V <sub>PP</sub> 2/V <sub>NN</sub> 2=+/-5V
41	V <sub>PP</sub> 2 current		IPP2CW1	_	77	-	mA	
42	V <sub>NN</sub> 2 current		INN2CW1		80	_	mA	
72	VININE GUITCITE	TP	ININZ CVV I	-	0.31	-	mA	CW operating current-4
43	V <sub>LL</sub> current	LVDS CLK	ILLCW0		0.35	-	mA	or operating surrent
-3	VIL GUITOII	CMOS CLK	ILLCVVU		0.33	-	mA	EN=0
		TP		-	12	-	mA	Current mode 0 (CC[1:0]='00')
41	V <sub>DD</sub> current	LVDS CLK		-	28		mA	4-channel active
	V DD CUITEIIL	CMOS CLK	סטטויי		26	-	_	Bipolar 3-level Continuous
45	Vss current	CIVIOS CLK	Issaura	-	7.9	-	mA mA	P2/N2-drive f=5MHz
	Vss current Vpp1 current		Isscwo	-	0.16	-	mA mA	I=5 VIH2   Vpp1/Vnn1=+/-5V
46 47			IPP1CW0	-		-	mA mA	VPP2/VNN2=+/-5V
	V <sub>NN</sub> 1 current		Inn1cwo	-	0.16	-	mA mA	1
48	V <sub>PP</sub> 2 current		IPP2CW0	-	67	-	mA	1
49	V <sub>NN</sub> 2 current		INN2CW0	-	70	-	mΑ	

### 4.2 Static Characteristics

Table 6 Static Characteristics

 $\label{eq:Vll} V_{\text{LL}}\text{=}2.5\text{V}, \ V_{\text{DD}}/V_{\text{SS}}\text{=}+\text{/-}5\text{V}, \ T_{\text{A}}\text{=}25^{\circ}\text{C}, \ unless \ otherwise \ specified}.$ 

No.	Items	Symbol	Min	Spec Typ	Max	Units	Conditions
1	HV <sub>O∪⊤</sub> x output voltage range	НVоитх	-100	-	+100	V	
			-	2.0	-	Α	P1 active, V <sub>PP</sub> 1/V <sub>NN</sub> 1=V <sub>PP</sub> 2/V <sub>NN</sub> 2=+/-60V
			-	2.0	ı	Α	P2 active, V <sub>PP</sub> 1/V <sub>NN</sub> 1=V <sub>PP</sub> 2/V <sub>NN</sub> 2=+/-60V Current mode 3 (CC[1:0]='11')
			-	1.5	-	Α	P2 active, V <sub>PP</sub> 1/V <sub>NN</sub> 1=V <sub>PP</sub> 2/V <sub>NN</sub> 2=+/-60V Current mode 2 (CC[1:0]='10')
2	HV <sub>OUT</sub> x high-side peak current	Іон	-	1.0	-	Α	P2 active, V <sub>PP</sub> 1/V <sub>NN</sub> 1=V <sub>PP</sub> 2/V <sub>NN</sub> 2=+/-60V Current mode 1 (CC[1:0]='01')
			-	0.5	-	Α	P2 active, V <sub>PP</sub> 1/V <sub>NN</sub> 1=V <sub>PP</sub> 2/V <sub>NN</sub> 2=+/-60V Current mode 0 (CC[1:0]='00')
			-	1.0	-	Α	N3 active, V <sub>PP</sub> 1/V <sub>NN</sub> 1=+/-80V, V <sub>PP</sub> 2/V <sub>NN</sub> 2=+/-20V, Current mode 3
3	HV <sub>OUT</sub> x high-side GND clamp peak current	Іонсь	-	2.0	-	Α	N4 active, V <sub>PP</sub> 1/V <sub>NN</sub> 1=V <sub>PP</sub> 2/V <sub>NN</sub> 2=+/-60V
			-	2.0	-	Α	N1 active, V <sub>PP</sub> 1/V <sub>NN</sub> 1=V <sub>PP</sub> 2/V <sub>NN</sub> 2=+/-60V
			-	2.0	-	Α	N2 active, V <sub>PP</sub> 1/V <sub>NN</sub> 1=V <sub>PP</sub> 2/V <sub>NN</sub> 2=+/-60V Current mode 3 (CC[1:0]='11')
			-	1.5	-	Α	N2 active, V <sub>PP</sub> 1/V <sub>NN</sub> 1=V <sub>PP</sub> 2/V <sub>NN</sub> 2=+/-60V Current mode 2 (CC[1:0]='10')
4	HV <sub>O∪T</sub> x low-side peak current	lol	-	1.0	-	Α	N2 active, V <sub>PP</sub> 1/V <sub>NN</sub> 1=V <sub>PP</sub> 2/V <sub>NN</sub> 2=+/-60V Current mode 1 (CC[1:0]='01')
			-	0.5	-	Α	N2 active, V <sub>PP</sub> 1/V <sub>NN</sub> 1=V <sub>PP</sub> 2/V <sub>NN</sub> 2=+/-60V Current mode 0 (CC[1:0]='00')
			-	1.0	ı	Α	P3 active, V <sub>PP</sub> 1/V <sub>NN</sub> 1=+/-80V, V <sub>PP</sub> 2/V <sub>NN</sub> 2=+/-20V, Current mode 3
5	HV <sub>OUT</sub> x low-side GND clamp peak current	lolcl	-	2.0	-	Α	P4 active, V <sub>PP</sub> 1/V <sub>NN</sub> 1=V <sub>PP</sub> 2/V <sub>NN</sub> 2=+/-60V
			-	11	-	Ω	P1 active, I <sub>OH</sub> =100mA
			-	11	-	Ω	P2/N3 active, I <sub>OH</sub> =100mA Current mode 3 (CC[1:0]='11')
6	HV <sub>O∪T</sub> x high-side on-resistance	Ronh	-	13	-	Ω	P2 active, I <sub>OH</sub> =100mA Current mode 2 (CC[1:0]='10')
	Ç		-	19	-	Ω	P2 active, IoH=100mA Current mode 1 (CC[1:0]='01')
			-	32	-	Ω	P2 active, I <sub>OH</sub> =100mA Current mode 0 (CC[1:0]='00')
7	HV <sub>OUT</sub> x high-side GND clamp on-resistance	Ronhcl	-	10	-	Ω	N4 active, I <sub>OHCL</sub> =100mA
			-	10	-	Ω	N1 active, I <sub>OL</sub> =100mA
				10	ı	Ω	N2/P3 active, I <sub>OL</sub> =100mA Current mode 3 (CC[1:0]='11')
8	HV <sub>O∪⊺</sub> x low-side on-resistance	Ronl	-	12	-	Ω	N2 active, I <sub>OL</sub> =100mA Current mode 2 (CC[1:0]='10')
			-	18	-	Ω	N2 active, I <sub>OL</sub> =100mA Current mode 1 (CC[1:0]='01')
			-	30	-	Ω	N2 active, I <sub>OL</sub> =100mA Current mode 0 (CC[1:0]='00')
9	HV <sub>OUT</sub> X low-side GND clamp on-resistance	Ronlcl	-	11	-	Ω	P4 active, I <sub>OLCL</sub> =100mA
10	HVουτ <b>x off-capacitance</b>	CHVOFF	-	40	-	pF	TX <sub>OUT</sub> x=HiZ, TRSW=off

8

## 4.3 Dynamic Characteristics

Table 7 Dynamic Characteristics

 $V_{LL}=2.5V,\ V_{DD}/V_{SS}=+/-5V,\ V_{PP}1/V_{NN}1=V_{PP}2/V_{NN}2=+/-60V,\ T_{A}=25^{\circ}C,\ TR[1:0]=CKDL[1:0]='00',\ CC[1:0]='11',\ CLK=CLKB=100MHz/0(CLKEN=0/1),\ HV_{OUT}\ load=220pF//200\Omega,\ LV_{OUT}\ load=47pF//200\Omega,\ unless otherwise specified.$ 

	CLKB-100MH2/0(CLKEN	<b>5</b> , 1,1, 1,1,001		p: //=001	Spec		p. 7/200	,,	
No.	Items		Symbol	Min	Тур	Max	Units	Conditions	
1	Output frequency		fоит	-	20	-	MHz		
	Output rise	TP mode		-	31	_	ns	See Fig.5	
2	propagation delay	CLK mode	t <sub>dr</sub>	-	39	-	ns		
	Output fall	TP mode		-	31	-	ns		
3	propagation delay	CLK mode	t <sub>df</sub>	-	39	-	ns		
4	Output rise	TP mode		-	31	-	ns		
4	propagation delay clamp	CLK mode	t <sub>drCL</sub>	-	39	-	ns		
_	Output fall	TP mode	4	-	31	-	ns		
5	propagation delay clamp	CLK mode	<b>t</b> dfCL	-	39	•	ns		
6	Propagation delay match	hing	$\Delta t_{\text{d}}$	-	±1	±3	ns		
				-	16	-	ns	P1 active	See
				-	16	-	ns	P2 active, CC[1:0]='11'	Fig.5
7	Output rise time		tr	-	19	-	ns	P2 active, CC[1:0]='10'	
'	Output fise time			-	27	-	ns	P2 active, CC[1:0]='01'	
				-	52	-	ns	P2 active, CC[1:0]='00'	
			<b>t</b> rCL	-	10	-	ns	P4 active	
				-	16	-	ns	N1 active	
				-	16	-	ns	N2 active, CC[1:0]='11'	
8	Output fall time		t <sub>f</sub>	-	19	-	ns	N2 active, CC[1:0]='10'	
	Output fail tillle			-	27	-	ns	N2 active, CC[1:0]='01'	
				-	52	-	ns	N2 active, CC[1:0]='00'	
			t <sub>fCL</sub>	-	10	-	ns	N4 active	
9	2 <sup>nd</sup> harmonic distortion		HD2	-	-40	-	dBc	Bipolar, 2-cyc, f <sub>OUT</sub> =5MHz	
10	Pulse cancellation		HDPC	-	-40	-	dBc	See Fig.6	
10	T disc caricollation		HDPC2	-	-40	-	dBc		
11	RMS output jitter		tJ	-	10	-	ps	Bipolar CW, four=5MHz	,
								$V_{PP}1/V_{NN}1=V_{PP}2/V_{NN}2=+/-5V_{PP}$ fout=5MHz, 10V <sub>p-p</sub> ,	<b>/</b>
12	Crosstalk between chan		X <sub>TLK</sub>	-	-70	-	dB	HV <sub>OUT</sub> load= $50\Omega$	
	_	TP		-	28	-	ns	See Fig.7	
13	Output enable time	LVDS CLK	t <sub>EN</sub>	-	600	-	ns		
		CMOS CLK		-	600	-	ns		
14	Output disable time		tos	-	36	-	ns		
15	Clock mode enable time	tclken	-	600	-	ns			
16	Clock mode disable time	е	tclkds	-	36	-	ns		

# 4.4 Integrated Peripheral Circuits Characteristics

#### T/R Switch

#### Table 8 T/R Switch Characteristics

VLL=2.5V, VDD/Vss=+/-5V, VPP1/VNN1=VPP2/VNN2=+/-60V, TA=25°C, unless otherwise specified.

NIE	14		Symbol		Spec		11.3	O EFF
No.	Items	петь			Тур	Max	Units	Conditions
1	LVоитх output voltage ra	ange	LVoutx	-0.85	-	+0.85	V	
2	TRSW on-resistance		Rontr	1	10	-	Ω	HV <sub>OUT</sub> x=100mV, LV <sub>OUT</sub> x=0V
3	TRSW on-capacitance		Contr	-	15	-	pF	
4	TRSW off-resistance of	n HVOUTx	Rofftrhv	1	-	-	МΩ	
5	TRSW off-resistance of	n LVOUTx	Rofftrlv	8	10	12	kΩ	
6	Spike voltage	,		-	-	50	mV₽₽	50pF// $200$ Ω load on HV <sub>OUT</sub> x
	on HVouтх and LVouтх	(						20pF//200Ω load on LV <sub>OUT</sub> x
		TR[1:0]='00'		-	400	-	ns	Logic input-to-ready for Rx signal
7	TRSW turn-on time	TR[1:0]='01'	t ITDON	-	500	-	ns	See Fig.8
'	TROW turn-on time	TR[1:0]='10'	tdTRON	-	600	-	ns	
		TR[1:0]='11'		1	700	-	ns	
8	TRSW turn-off time		tdTROFF	1	50	100	ns	See Fig.8
9	Tx setup time		t⊤xs∪	100	_	_	ns	INx_[2:0]='100'(GND) for at least
1	TX COUP TITIO		17.50	100			113	100ns before Tx burst. See Fig.8

### Analog Switch

### Table 9 Analog Switch Characteristics

#### T<sub>A</sub>=25°C

NI.	ltomo	Symbol		Spec		l lucita	Conditions
No	Items		Min	Тур	Max	Units	Conditions
1	ASW on-resistance	Ronasw	-	250	-	Ω	

### HV Blocking Diode

### Table 10 Output HV Blocking Diode Characteristics

T<sub>A</sub>=25°C

NIa	Items	Symbol		Spec		l lucita	Conditions
No.			Min	Тур	Max	Units	Conditions
4	F	.,	-	1.0	-	V	I <sub>F</sub> =100mA
1	Forward voltage	VFHVD	-	1.2	-	V	I <sub>F</sub> =200mA
2	Reverse voltage	V <sub>RHVD</sub>	200	-	-	V	I <sub>R</sub> =1µA

#### LV Noise-cut Diode

#### Table 11 Output LV Noise-cut Diode Characteristics

T<sub>A</sub>=25°C

NI.	ltomo	C: mahaal		Spec		l luita	Conditions
No	o. Items	Symbol		Тур	Max	Units	Conditions
	Farmend with ma		-	1.1	_	V	I <sub>F</sub> =100mA
'	Forward voltage	V <sub>FLVD</sub>	-	1.25	-	V	I <sub>F</sub> =200mA

10 ABLIC Inc.

### Thermal Protection

#### Table 12 Thermal Protection Characteristics

 $\label{eq:Vll} V_{LL}\text{=}2.5V,\ V_{DD}/V_{SS}\text{=+/-5V},\ T_{A}\text{=}25^{\circ}C,\ unless\ otherwise\ specified}.$ 

NIa	ltama.	Curahal		Spec		I India	Conditions	
No.	Items	Symbol	Min	Тур	Max	Units		
1	THP pull-up voltage	V <sub>PUTHP</sub>	ı	-	5.25	V	Open drain	
2	THP output current	Ітнр	ı	1.0	ı	mA	-	
3	THP output low voltage	VOLTHP	ı	ı	0.5	<b>V</b>	THP active, V <sub>LL</sub> =2.5V, I <sub>THP</sub> =1mA	
4	THP temperature threshold	T <sub>THP</sub>	100	110	120	°C		
5	THP reset hysteresis	THYSTHP	-	10	•	°C		

# 5. Switching Time Diagram





Fig.5 Propagation delay and Output rise/fall time



Example waveforms: VPP/VNN=+/-60V, f<sub>0</sub>=2.5MHz, 2-cycle, HV<sub>OUT</sub> load=220pF//200 $\Omega$ 

Fig.6 2<sup>nd</sup> harmonic distortion and Pulse cancellation




Fig.7 Output enable/disable and Clock enable/disable time




Fig.8 T/R Switch turn-on/off time

#### 6. Truth Table and Mode Control tables

Table 13 Truth table

	Logic	Inputs		Internal MOSFET state									Output	state			
EN	INx_2	INx_1	INx_0	P1	N1	P2	N2	P3	N3	P4	N4	ASW	TRSW			TX <sub>OUT</sub> x	LV <sub>OUT</sub> x
				+HV1	-HV1	+HV2	-HV2	-HV2	+HV2	GND	GND	GND	S1	S2	S3	(internal node)	
0	0	0	0	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	ON	OFF	HiZ	10kΩ
0	0	0	1	OFF	OFF	ON	OFF	OFF	ON *	OFF	OFF	OFF	OFF	ON	OFF	+HV2	10kΩ
0	0	1	0	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	ON	OFF	ON	HiZ	$HV_{OUT}x$
0	0	1	1	ON	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	ON	OFF	+HV1	10kΩ
0	1	0	0	OFF	OFF	OFF	OFF	OFF	OFF	ON	ON	ON	OFF	ON	OFF	GND	10kΩ
0	1	0	1	OFF	OFF	OFF	ON	ON *	OFF	OFF	OFF	OFF	OFF	ON	OFF	-HV2	10kΩ
0	1	1	0	OFF	OFF	OFF	OFF	OFF	OFF	ON	ON	ON	ON	OFF	ON	GND	$HV_{OUT}x$
0	1	1	1	OFF	ON	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	ON	OFF	-HV1	10kΩ
1	Х	Х	Х	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	ON	OFF	HiZ	10kΩ

Note:  $V_{PP}1/V_{NN}1=+/-HV1$ ,  $V_{PP}2/V_{NN}2=+/-HV2$ ,  $x=1\sim4$ 

Note: When the current mode is other than 3 (CC[1:0]≠'11'), both P3 and N3 are always in off-state.

Table 14 P2/N2 drive current mode

			lout	[A]
Current Mode	CC1	CC0	P2	N2
0	0	0	0.5	0.5
1	0	1	1	1
2	1	0	1.5	1.5
3	1	1	2	2

#### Note:

Recommended mode is as follows:

- Current mode 2 or 3 for high amplitude short cycle pulse waveforms, or for driving heavy load
- Current mode 0 or 1 for low amplitude long pulse train waveforms (e.g. CW), or for driving light load

Table 15 TRSW S1-S2 turn-on overlap time control mode

			S1-S2 ON
TRSW Control Mode	TR1	TR0	overlap time [ns]
0	0	0	0 (default)
1	0	1	100
2	1	0	200
3	1	1	300

Note: Detailed switching time diagram is shown in Fig.8.

Table 16 Clock edge timing control mode

			CLK
CLK Edge Control Mode	CKDL1	CKDL0	edge [ns]
0	0	0	0 (default)
1	0	1	0.5
2	1	0	1
3	1	1	1.5

Note: Detailed switching time diagram is shown in Fig.3.

# 7. Pin Configuration

Table 17 Pin Configuration

Pin#	Pin Name	I/O	Function
1	IN1_0	I	The least significant bit of logic input of channel 1
2	IN1_1	I	The 2nd significant bit of logic input of channel 1
3	IN1_2	I	The most significant bit of logic input of channel 1
4	IN2_0	I	The least significant bit of logic input of channel 2
5	IN2_1	I	The 2nd significant bit of logic input of channel 2
6	IN2_2	I	The most significant bit of logic input of channel 2
7	V <sub>DD</sub>	-	Positive low voltage power supply (+5V)
8	CLK	I	Positive clock input (up to 200MHz)
9	CLKB	I	Negative clock Input (up to 200MHz)
10	GND	-	Drive power ground (0V)
11	IN3_0	I	The least significant bit of logic input of channel 3
12	IN3_1	I	The 2nd significant bit of logic input of channel 3
13	IN3_2	I	The most significant bit of logic input of channel 3
14	IN4_0	I	The least significant bit of logic input of channel 4
15	IN4_1	I	The 2nd significant bit of logic input of channel 4
16	IN4_2	I	The most significant bit of logic input of channel 4
17	GND	-	Drive power ground (0V)
18	LV <sub>OUT</sub> 4	0	Low voltage output of channel 4
19	V <sub>FN</sub> 3	-	Built-in power supply for N-MOS (N3) gate drive
20	V <sub>PP</sub> 1	-	Positive high voltage power supply 1 (0 to +100V)
21	V <sub>FP</sub> 1	-	Built-in power supply for P-MOS (P1) gate drive
22	V <sub>FP</sub> 2	-	Built-in power supply for P-MOS (P2) gate drive
23	V <sub>PP</sub> 2	-	Positive high voltage power supply 2 (0 to +100V)
24	HV <sub>out</sub> 4	0	High voltage output of channel 4
25	GND	-	Drive power ground (0V)
26	HV <sub>OUT</sub> 3	0	High voltage output of channel 3
27	V <sub>NN</sub> 2	-	Negative high voltage power supply 2 (0 to -100V)
28	V <sub>FN</sub> 2	-	Built-in power supply for N-MOS (N2) gate drive
29	V <sub>FN</sub> 1	ı	Built-in power supply for N-MOS (N1) gate drive
30	V <sub>NN</sub> 1	-	Negative high voltage power supply 1 (0 to -100V)
31	V <sub>FP</sub> 3	ı	Built-in power supply for P-MOS (P3) gate drive
32	LV <sub>OUT</sub> 3	0	Low voltage output of channel 3

Table 17 Pin Configuration (cont.)

Pin#	Pin Name	I/O	Function
33	LVDSTM	-	Control of LVDS termination between CLK and CLKB, Hi=embedded 100 $\Omega$ , Low=open (50k $\Omega$ internal pull-down resistor)
34	GND	-	Drive power ground (0V)
35	GND	•	Drive power ground (0V)
36	CLKIF	I	Control of clock interface, Hi=differential CMOS, Low=LVDS (50kΩ internal pull-up resistor)
37	CLKEN	I	Control of clock enable, Hi=clock disable, Low=clock enable (50kΩ internal pull-up resistor)
38	EN	I	Control of drive output enable, Hi=off, Low=on (50kΩ internal pull-up resistor)
39	Vss	-	Negative low voltage power supply (-5V)
40	V <sub>LL</sub>	-	Positive voltage supply of logic input interface (1.8 to 5V)
41	THP	0	Thermal protection output flag, open N-MOS drain
42	GND	-	Drive power ground (0V)
43	TR0	-	Lower bit of control of T/R switch S1 and S2 turn-on overlap time (50k $\Omega$ internal pull-down resistor)
44	TR1	_	Upper bit of control of T/R switch S1 and S2 turn-on overlap time (50k $\Omega$ internal pull-down resistor)
45	CKDL0	_	Lower bit of control of clock edge timing (50k $\Omega$ internal pull-down resistor)
46	CKDL1	I	Upper bit of control of clock edge timing (50k $\Omega$ internal pull-down resistor)
47	CC0	I	Lower bit of control of P2/N2 drive current (50kΩ internal pull-up resistor)
48	CC1	I	Upper bit of control of P2/N2 drive current (50kΩ internal pull-up resistor)
49	LV <sub>OUT</sub> 2	0	Low voltage output of channel 2
50	V <sub>FP</sub> 3	-	Built-in power supply for P-MOS (P3) gate drive
51	V <sub>NN</sub> 1	ı	Negative high voltage power supply 1 (0 to -100V)
52	V <sub>FN</sub> 1	•	Built-in power supply for N-MOS (N1) gate drive
53	V <sub>FN</sub> 2	-	Built-in power supply for N-MOS (N2) gate drive
54	V <sub>NN</sub> 2	ı	Negative high voltage power supply 2 (0 to -100V)
55	HV <sub>оит</sub> 2	0	High voltage output of channel 2
56	GND	-	Drive power ground (0V)
57	HV <sub>OUT</sub> 1	0	High voltage output of channel 1
58	V <sub>PP</sub> 2	-	Positive high voltage power supply 2 (0 to +100V)
59	V <sub>FP</sub> 2	ı	Built-in power supply for P-MOS (P2) gate drive
60	V <sub>FP</sub> 1	ı	Built-in power supply for P-MOS (P1) gate drive
61	V <sub>PP</sub> 1	•	Positive high voltage power supply 1 (0 to +100V)
62	V <sub>FN</sub> 3	•	Built-in power supply for N-MOS (N3) gate drive
63	LV <sub>OUT</sub> 1	0	Low voltage output of channel 1
64	GND	-	Drive power ground (0V)

## 8. Package Outline





Fig.9 Package Outline (64-Lead QFN Package)

# 9. Package Marking



No.	Code					
(2)	Year sealed : the last one digit of the year					
(3)	Month sealed : A~M (exc. " I ") in the order of Jan. to Dec.					
(4)	Week sealed : 1~5					
(5)~(14)	HDL6M05543 (product name)					
(15)~(24)	Quality control code					
(25)~(29)	Country of origin					

Fig.10 Package Marking

# 10. Transport Media, Quantity




Fig.12 Transport Media, Quantity

#### 11. Mounting, Storage

### 11.1 Mounting Pad Design Example




Fig.13 Mounting Pad Design Example

#### 11.2 Storage Conditions

- 11.2.1 The storage location should be kept at 5 to 35 °C and 40 to 70% relative humidity. Keeping in a dry box is recommended. Moisture-proof property is assured for 12 months from delivery date for sealed moisture-proof packing, while it is guaranteed for 7 days from unpacked date under the condition above.
- 11.2.2 When the storage conditions do not conform to those above or other conditions occur indicating moisture exposure, the ICs should be dried to avoid package cracks. A baking process at 125 °C lasting for 24 hours results in sufficient dehumidification. The baking is not allowed more than twice, and the ICs should be mounted within 7 days after initial baking or within 10 days of total exposure after the second dehumidification.

#### 11.3 Reflow Conditions

Typical full heating methods such as Infrared (IR), Hot air, and N2 reflow process are applicable. IR/Air reflow heating conditions are shown below.




Fig.14 IR/Air Reflow Heating Conditions

### 12. Important Notice

- 12.1 ABLIC Inc. warrants performance of its hardware products (hereinafter called "products") to the specifications applicable at the time of sale in accordance with the Product Specification. Testing and other quality control techniques are utilized to the extent ABLIC Inc. needs to meet specifications described in the Product Specification. Specific testing of all parameters of each device is not necessarily performed, except those mandated by related laws and/or regulations.
- 12.2 Should any claim be made within one month of product delivery about products' failure to meet performance described in the Product Specification, all the products in relevant lot(s) shall be retested and re-delivered. Products delivered more than one month before of such claim shall not be counted for such response.
- 12.3 ABLIC Inc. assumes no obligation or any way of compensation should any fault about customer products and applications using ABLIC Inc. products be found in marketplace. Only in such a case fault of ABLIC Inc. is evident and products concerned do not meet the Product Specification, compensation shall be conducted if claimed within one year of product delivery up to in the way of product replacement or payment of equivalent amount.
- 12.4 ABLIC Inc. reserves the right to make changes to the Product Specification at any time and to discontinue mass production of the relevant products without notice. Customers are advised before placing orders to confirm that the Product Specification of inquiry is the latest version and that the relevant product is currently on mass production status.
- 12.5 In no event shall ABLIC Inc. be liable for any damage that may result from an accident or any other cause during operation of the user's units according to the Product Specification. ABLIC Inc. assumes no responsibility for any intellectual property claims or any other problems that may result from applications of information, products or circuits described in the Product Specification.
- 12.6 No license is granted by the Product Specification under any patents or other rights of any third party or ABLIC Inc.
- 12.7 The Product Specification may not be reproduced or duplicated, in any form, in whole or in part, without the expressed written permission of ABLIC Inc.
- 12.8 Resale of ABLIC Inc. products with statements different from or beyond the parameters described in the Product Specification voids all express and any implied warranties for the products, and is an unfair and deceptive business practice. ABLIC Inc. is not responsible or liable for any such statements.
- 12.9 Products (technologies) described in the Product Specification are not to be provided to any party whose purpose in their application will hinder maintenance of international peace and safety nor are they to be applied to that purpose by their direct purchasers or any third party. When exporting those products (technologies), the necessary procedures are to be taken in accordance with related laws and regulations.

#### 13. Cautions

- 13.1 Customers are advised to follow the cautions below to protect products from damage caused by electrical static discharge (ESD).
  - 13.1.1 Material of container or any device to carry products should be free from ESD, which may be caused by vibration while transportation. It is recommended that electric-conductive container or aluminum sheet be used as an effective countermeasure.
  - 13.1.2 Those what touch products such as work platform, machine, measurement/test equipment should be grounded.
  - 13.1.3 Those who deal with products should be grounded through a large series impedance around  $100k\Omega$  to  $1M\Omega$ .
  - 13.1.4 Prevent friction with other materials made with high polymer.
  - 13.1.5 Prevent vibration or friction when carrying the printed circuit board (PCB) where products are mounted. To short circuit terminals is a recommended countermeasure to keep the same electric potential on the PCB.
  - 13.1.6 Avoid dealing with or storing products in an extremely arid environment.
- 13.2 "Absolute maximum ratings" should never be exceeded during use regardless of any change in external conditions. Otherwise, products may be damaged or destroyed. In no event shall ABLIC Inc. be liable for any failure in products or any secondary damage resulting from use at a value exceeding the absolute maximum ratings.
- 13.3 Products may experience failures due to accident or unexpected surge voltages. Accordingly, adopt safe design features, such as redundancy or prevention of erroneous action, to avoid extensive damage in the event of a failure. (If a semiconductor device fails, there may be cases in which the semiconductor device, wiring or wiring pattern will emit smoke or cause a fire or in which the semiconductor device will burst.)
- 13.4 Products may experience failures or malfunction in poor surroundings, such as electrical leakage in products due to long-term use in high humidity, malfunctioning or permanent damage due to chemical reaction of products in corrosive environment or due to discharge by strongly charged object near products or due to excessive mechanical shock. To use products in radiation environment is not assumed. To use products near material easy to ignite may cause a fire due to its flammable package. Avoid using products in such environment or take appropriate countermeasures depending on the environment.
- 13.5 Products are not designed, manufactured, or warranted to be suitable for use where extremely high reliability is required (such as use in nuclear power control, aerospace and aviation, traffic equipment, life-support-related medical equipment, fuel control equipment and various kinds of safety equipment). Inclusion of products in such application shall be fully at the risk of customers. ABLIC Inc. assumes no liability for applications assistance, customer product design, or performance.

### **Disclaimers (Handling Precautions)**

- 1. All the information described herein (product data, specifications, figures, tables, programs, algorithms and application circuit examples, etc.) is current as of publishing date of this document and is subject to change without notice.
- 2. The circuit examples and the usages described herein are for reference only, and do not guarantee the success of any specific mass-production design.
  - ABLIC Inc. is not liable for any losses, damages, claims or demands caused by the reasons other than the products described herein (hereinafter "the products") or infringement of third-party intellectual property right and any other right due to the use of the information described herein.
- 3. ABLIC Inc. is not liable for any losses, damages, claims or demands caused by the incorrect information described herein.
- 4. Be careful to use the products within their ranges described herein. Pay special attention for use to the absolute maximum ratings, operation voltage range and electrical characteristics, etc.
  - ABLIC Inc. is not liable for any losses, damages, claims or demands caused by failures and / or accidents, etc. due to the use of the products outside their specified ranges.
- 5. Before using the products, confirm their applications, and the laws and regulations of the region or country where they are used and verify suitability, safety and other factors for the intended use.
- 6. When exporting the products, comply with the Foreign Exchange and Foreign Trade Act and all other export-related laws, and follow the required procedures.
- 7. The products are strictly prohibited from using, providing or exporting for the purposes of the development of weapons of mass destruction or military use. ABLIC Inc. is not liable for any losses, damages, claims or demands caused by any provision or export to the person or entity who intends to develop, manufacture, use or store nuclear, biological or chemical weapons or missiles, or use any other military purposes.
- 8. The products are not designed to be used as part of any device or equipment that may affect the human body, human life, or assets (such as medical equipment, disaster prevention systems, security systems, combustion control systems, infrastructure control systems, vehicle equipment, traffic systems, in-vehicle equipment, aviation equipment, aerospace equipment, and nuclear-related equipment), excluding when specified for in-vehicle use or other uses by ABLIC, Inc. Do not apply the products to the above listed devices and equipments.
  - ABLIC Inc. is not liable for any losses, damages, claims or demands caused by unauthorized or unspecified use of the products.
- 9. In general, semiconductor products may fail or malfunction with some probability. The user of the products should therefore take responsibility to give thorough consideration to safety design including redundancy, fire spread prevention measures, and malfunction prevention to prevent accidents causing injury or death, fires and social damage, etc. that may ensue from the products' failure or malfunction.
  - The entire system in which the products are used must be sufficiently evaluated and judged whether the products are allowed to apply for the system on customer's own responsibility.
- 10. The products are not designed to be radiation-proof. The necessary radiation measures should be taken in the product design by the customer depending on the intended use.
- 11. The products do not affect human health under normal use. However, they contain chemical substances and heavy metals and should therefore not be put in the mouth. The fracture surfaces of wafers and chips may be sharp. Be careful when handling these with the bare hands to prevent injuries, etc.
- 12. When disposing of the products, comply with the laws and ordinances of the country or region where they are used.
- 13. The information described herein contains copyright information and know-how of ABLIC Inc. The information described herein does not convey any license under any intellectual property rights or any other rights belonging to ABLIC Inc. or a third party. Reproduction or copying of the information from this document or any part of this document described herein for the purpose of disclosing it to a third-party is strictly prohibited without the express permission of ABLIC Inc.
- 14. For more details on the information described herein or any other questions, please contact ABLIC Inc.'s sales representative.
- 15. This Disclaimers have been delivered in a text using the Japanese language, which text, despite any translations into the English language and the Chinese language, shall be controlling.

