MOSFET – Power, N-Channel, DPAK

24 V, 110 A

Features

- Planar HD3e Process for Fast Switching Performance
- Low R_{DS(on)} to Minimize Conduction Loss
- Low Ciss to Minimize Driver Loss
- Low Gate Charge
- Optimized for High Side Switching Requirements in High-Efficiency DC-DC Converters
- S Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q101 Qualified and PPAP Capable
- These Devices are Pb-Free and are RoHS Compliant

MAXIMUM RATINGS (T_J = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	V _{DSS}	24	V
Gate-to-Source Voltage - Continuous	V _{GS}	±20	V
Thermal Resistance – Junction–to–Case Total Power Dissipation @ T _C = 25°C Drain Current	R _{θJC} P _D	1.35 110	°C/W W
 Continuous @ T_C = 25°C, Chip Continuous @ T_C = 25°C 	I _D	110 110	A A
Limited by Package - Continuous @ T _A = 25°C	I _D	32	Α
Limited by Wires - Single Pulse (t _p = 10 μs)	I _D	110	Α
Thermal Resistance - Junction-to-Ambient (Note 1) - Total Power Dissipation @ T _A = 25°C - Drain Current - Continuous @ T _A = 25°C	R _{θJA} P _D I _D	52 2.88 17.5	°C/W W A
Thermal Resistance - Junction-to-Ambient (Note 2) - Total Power Dissipation @ T _A = 25°C - Drain Current - Continuous @ T _A = 25°C	R _{θJA} P _D I _D	100 1.5 12.5	°C/W W A
Operating and Storage Temperature Range	T _J , T _{stg}	-55 to 175	°C
Single Pulse Drain-to-Source Avalanche Energy – Starting T_J = 25°C (V_{DD} = 50 Vdc, V_{GS} = 10 Vdc, I_L = 15.5 Apk, L = 1.0 mH, R_G = 25 Ω)	E _{AS}	120	mJ
Maximum Lead Temperature for Soldering Purposes, (1/8" from case for 10 s)	TL	260	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.


- 1. When surface mounted to an FR4 board using 0.5 sq in drain pad size.
- When surface mounted to an FR4 board using the minimum recommended pad size.



ON Semiconductor®

http://onsemi.com


V _{(BR)DSS}	R _{DS(on)} TYP	I _D MAX	
24 V	4.1 mΩ @ 10 V	110 A	





DPAK CASE 369AA (Surface Mount) STYLE 2

MARKING DIAGRAM & PIN ASSIGNMENT



A = Assembly Location*

Y = Year WW = Work Week T110N2 = Device Code G = Pb-Free Package

* The Assembly Location code (A) is front side optional. In cases where the Assembly Location is stamped in the package, the front side assembly code may be blank.

ORDERING INFORMATION

See detailed ordering and shipping information on page 5 of this data sheet.

ELECTRICAL CHARACTERISTICS ($T_J = 25$ °C unless otherwise noted)

	Symbol	Min	Тур	Max	Unit	
OFF CHARACTERISTICS		•	·•		•	
$\begin{array}{c} \text{Drain-to-Source Breakdown V} \\ \text{(V}_{GS} = 0 \text{ V, I}_D = 250 \ \mu\text{A)} \\ \text{Positive Temperature Coefficie} \end{array}$	V _{(BR)DSS}	24	28 15		V mV/°C	
Zero Gate Voltage Drain Curre ($V_{DS} = 20 \text{ V}, V_{GS} = 0 \text{ V}$) ($V_{DS} = 20 \text{ V}, V_{GS} = 0 \text{ V}, T_J$	I _{DSS}			1.5 10	μΑ	
Gate-Body Leakage Current (V _{GS} = ±20 V, V _{DS} = 0 V)	I _{GSS}			±100	nA
ON CHARACTERISTICS (Note	e 3)		•			•
Gate Threshold Voltage (Note ($V_{DS} = V_{GS}$, $I_D = 250 \mu A$) Negative Threshold Temperatu	V _{GS(th)}	1.0	1.5 5.0	2.0	V mV/°C	
$ \begin{array}{l} \text{Static Drain-to-Source On-Re} \\ (\text{V}_{\text{GS}} = 10 \text{ V}, \text{I}_{\text{D}} = 110 \text{ A}) \\ (\text{V}_{\text{GS}} = 4.5 \text{ V}, \text{I}_{\text{D}} = 55 \text{ A}) \\ (\text{V}_{\text{GS}} = 4.5 \text{ V}, \text{I}_{\text{D}} = 20 \text{ A}) \\ (\text{V}_{\text{GS}} = 4.5 \text{ V}, \text{I}_{\text{D}} = 20 \text{ A}) \end{array} $	R _{DS(on)}		4.1 5.5 3.9 5.5	4.6 6.2	mΩ	
Forward Transconductance (VI	9FS		44		Mhos	
DYNAMIC CHARACTERISTIC	es					
Input Capacitance		C _{iss}		2710	3440	pF
Output Capacitance	$(V_{DS} = 20 \text{ V}, V_{GS} = 0 \text{ V}, f = 1.0 \text{ MHz})$	C _{oss}		1105	1670	
Transfer Capacitance		C _{rss}		450	640	
SWITCHING CHARACTERIST	FICS (Note 4)					
Turn-On Delay Time		t _{d(on)}		11	22	ns
Rise Time	(V _{GS} = 10 V, V _{DD} = 10 V,	t _r		39	80	
Turn-Off Delay Time	$I_D = 40 \text{ A}, R_G = 3.0 \Omega$	t _{d(off)}		27	40	
Fall Time		t _f		21	40	1
Gate Charge		Q _T		23.6	28	nC
	(V _{GS} = 4.5 V, I _D = 40 A, V _{DS} = 10 V) (Note 3)	(V _{GS} = 4.5 V, I _D = 40 A, V _{DS} = 10 V) (Note 3)		5.1		1
	155 11 17 (1111 17	Q_{GD}		11		1
SOURCE-DRAIN DIODE CHA	ARACTERISTICS					
Forward On-Voltage	$(I_S = 20 \text{ A, } V_{GS} = 0 \text{ V}) \text{ (Note 3)}$ $(I_S = 55 \text{ A, } V_{GS} = 0 \text{ V})$ $(I_S = 20 \text{ A, } V_{GS} = 0 \text{ V, } T_J = 125^{\circ}\text{C})$	V _{SD}		0.82 0.99 0.65	1.2	V
Reverse Recovery Time		t _{rr}		36.5		ns
	$(I_S = 30 \text{ A}, V_{GS} = 0 \text{ V},$ $dI_S/dt = 100 \text{ A/}\mu\text{s}) \text{ (Note 3)}$	t _a		30		
		t _b		25		1
Reverse Recovery Stored Cha	Q _{rr}		0.048		μC	

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

3. Pulse Test: Pulse Width ≤ 300 µs, Duty Cycle ≤ 2%.

^{4.} Switching characteristics are independent of operating junction temperatures.





Figure 1. On-Region Characteristics



V_{GS}, GATE-TO-SOURCE VOLTAGE (VOLTS)

Figure 2. Transfer Characteristics




Figure 3. On-Resistance versus Gate-to-Source Voltage




Figure 4. On-Resistance versus Drain Current and Gate Voltage




Figure 5. On–Resistance Variation with Temperature





Figure 6. Drain-to-Source Leakage Current versus Voltage



TE-TO-SOURCE OR DRAIN-TO-SOURCE VOLTAGE (VOLTS)

Figure 7. Capacitance Variation

Figure 8. Gate-to-Source and Drain-to-Source Voltage versus Total Charge




Figure 9. Resistive Switching Time Variation versus Gate Resistance

Figure 10. Diode Forward Voltage versus Current




Figure 11. Maximum Rated Forward Biased Safe Operating Area




Figure 12. Thermal Response

ORDERING INFORMATION

Device	Package	Shipping [†]
NTD110N02RT4G	DPAK (Pb-Free)	2500 / Tape & Reel
STD110N02RT4G*	DPAK (Pb-Free)	2500 / Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

*S Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q101 Qualified and PPAP

Capable.

STYLE 1: PIN 1. BASE


STYLE 5:

2. COLLECTOR 3. EMITTER

4. COLLECTOR

PIN 1. GATE 2. ANODE 3. CATHODE

4. ANODE



STYLE 3: PIN 1. ANODE

STYLE 7:

2. CATHODE 3. ANODE

PIN 1. GATE 2. COLLECTOR

3. EMITTER

COLLECTOR

CATHODE

DETAIL A ROTATED 90° CW

STYLE 4: PIN 1. CATHODE 2. ANODE 3. GATE




DATE 03 JUN 2010

NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
- 2. CONTROLLING DIMENSION: INCHES.
 3. THERMAL PAD CONTOUR OPTIONAL WITHIN DI-MENSIONS b3, L3 and Z.
 4. DIMENSIONS D AND E DO NOT INCLUDE MOLD
- FLASH, PROTRUSIONS, OR BURRS. MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL NOT EXCEED 0.006 INCHES PER SIDE
- DIMENSIONS D AND E ARE DETERMINED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY.
- 6. DATUMS A AND B ARE DETERMINED AT DATUM PLANE H.

	INCHES		MILLIN	IETERS	
DIM	MIN	MAX	MIN	MAX	
Α	0.086	0.094	2.18	2.38	
A1	0.000	0.005	0.00	0.13	
b	0.025	0.035	0.63	0.89	
b2	0.030	0.045	0.76	1.14	
b3	0.180	0.215	4.57	5.46	
С	0.018	0.024	0.46	0.61	
c2	0.018	0.024	0.46	0.61	
D	0.235	0.245	5.97	6.22	
Е	0.250	0.265	6.35	6.73	
е	0.090 BSC		2.29 BSC		
Н	0.370	0.410	9.40	10.41	
L	0.055	0.070	1.40	1.78	
L1	0.108 REF		2.74	REF	
L2	0.020 BSC		0.51	51 BSC	
L3	0.035	0.050	0.89	1.27	
L4		0.040		1.01	
Z	0.155		3.93		

GENERIC MARKING DIAGRAM*



XXXXXX = Device Code Α = Assembly Location L = Wafer Lot ٧ = Year = Work Week WW = Pb-Free Package

SOLDERING FOOTPRINT*

3. GATE


STYLE 2: PIN 1. GATE

STYLE 6:

PIN 1. MT1 2. MT2

2. DRAIN 3. SOURCE

4. DRAIN



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

DOCUMENT NUMBER:	98AON13126D	Electronic versions are uncontrolled except when accessed directly from the Document Repository Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	DPAK (SINGLE GAUGE)		PAGE 1 OF 1	

ON Semiconductor and un are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others

^{*}This information is generic. Please refer to device data sheet for actual part marking.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales