

# PS398/PS399

## Precision 8-Ch, Diff. 4-Ch, 17V Analog Multiplexers

The PS398/PS399 are improved high precision analog multiplex-

ers. The PS398, an 8-channel single-ended mux, selects one of

eight inputs to a common output as determined by a 3-bit address

A0-A2. An EN (enable) pin when low disables all switches, use-

ful when stacking several devices. The PS399 is a 4-channel dif-

ferential multiplexer. It selects one of four differential inputs to a

common differential output as determined by a 2-bit address A0,

These multiplexers operate with dual supplies from +3V to +8V.

Single-supply operation is possible from +3V to +15V. With

+5V power supplies, the PS398/PS399 guarantee <100-ohm on-

resistance. On-Resistance matching between channels is within

6-ohm. On-Resistance flatness is less than 11-ohm over the speci-

Each switch conducts current equally well in either direction when on. In the off state each switch blocks voltages up to the

Both devices guarantee low leakage currents (<2.5nA at +85oC)

and fast switching speeds (t<sub>TRANS</sub> <250ns). Break-before-make

switching action protects against momentary crosstalk between

A1. An EN pin may be driven low to disable all switches.

### Features

- → Low On-Resistance (60-ohm typ.) Minimizes Distortion and Error Voltages
- ➔ Low Glitching Reduces Step Errors and Improves Settling Times. Charge Injection: <5pC</p>
- → Split-Supply Operation (+3V to +8V)
- → Improved Second Sources for MAX398/MAX399
- → On-Resistance Matching Between Channels: <60hm
- → On-Resistance Flatness: <11-ohm
- ➔ Low Off-Channel Leakage, I<sub>NO(OFF)</sub> < 1nA @ +85oC, I<sub>COM(ON)</sub>, <2.5nA @ +85oC</p>
- → TTL/CMOS Logic Compatible
- ➔ Fast Switching Speed, t<sub>TRANS</sub> <250ns</p>
- ➔ Break-Before-Make action eliminates momentary crosstalk
- ➔ Rail-to-Rail Analog Signal Range
- ➔ Low Power Consumption, <300µW</p>
- ➔ Packaging (Pb-free & Green):
  - <sup>o</sup> 16-pin SOIC (W)

## **Applications**

- ➔ Data Acquisition Systems
- ➔ Audio Switching and Routing
- ➔ Test Equipment
- ➔ PBX, PABX
- ➔ Telecommunication Systems
- ➔ Battery-Powered Systems

## **Block Diagrams and Pin Configurations**



1

Description

fied signal range.

powersupply rails.

channels.

www.pericom.com

## **Truth Tables**

		PS39	98	
A2	A1	A0	EN	On Switch
Х	X	X	0	None
0	0	0	1	1
0	0	1	1	2
0	1	0	1	3
0	1	1	1	4
1	0	0	1	5
1	0	1	1	6
1	1	0	1	7
1	1	1	1	8

	Р	\$399	
A1	A0	EN	On Switch
Х	Х	0	None
0	0	1	1
0	1	1	2
1	0	1	3
1	1	1	4

Logic "0",  $V_{AL} \le 0.8V$ Logic "1",  $V_{AH} \ge 2.4V$ 

## **Absolute Maximum Ratings**

Parameter	Min.	Max.	Units	
Voltages Referenced to V-	·			
V+	-0.3	17		
GND	-0.3	17	37	
GND	-0.3	( V+) + 0.3V	v	
V <sub>IN</sub> , V <sub>COM</sub> , V <sub>NO</sub> <sup>(1)</sup>	(V-)-2	(V+) +2V		
Current (any terminal)		30		
Peak Current, COM, NO, NC (pulsed at 1ms, 10% duty cycle)		100	mA	
ESD per Method 3015.7		>2000		
Continuous Power Dissipation				
SOIC (derate 8.7mW/ °C above +70°C)		650	mW	
Storage Temperature	-65	150	°C	
Lead Temperature (soldering, 10s)		300	C	

Stress beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.

Note:

1. Signals on NO, COM, or logic inputs exceeding V+ or V- are clamped by internal diodes. Limit forward diode current to 30mA.

# **Electrical Specifications - Dual Supplies** ( $V \pm = \pm 5V \pm 10\%$ , GND = 0V, $V_{AH} = V_{ENH} = 2.4V$ , $V_{AL} = V_{ENL} = 0.8V$ )

Parameters	Symbol	Conditions		Temp (°C)	<b>Min</b> <sup>(2)</sup>	Typ <sup>(1)</sup>	Max <sup>(2)</sup>	Units
Analog Switch								
Analog Signal Range <sup>(3)</sup>	VANALOG			Full	V-		V+	V
		V+ = 4.5V, V- = -	4.5V,	25		60	100	
On-Resistance	$\begin{array}{c} R_{ON} & V_{COM} = \pm 3.5 V, \\ I_{NO} = 1 m A \end{array}$		Full			125		
On-Resistance Match Be-		$V_{COM}$ or $V_{NC} = \pm$	3.5V,	25			6	
tween Channels <sup>(4)</sup>	$ \Delta R_{ON} \qquad I_{NO} = 1mA, \\ V+ = 5V, V- = -5V $	V	Full			8	ohm	
		V+ = 5V, V- = -5V	V,	25			11	
On-Resisatance Flatness <sup>(5)</sup>	$V_{COM} = \pm 3V, 0V$		Full			14		
NO Off Leakage		V+ = 5.5V, V- = -	5.5V,	25	-0.1		0.1	
Current <sup>(6)</sup>	I <sub>NO(OFF)</sub>	$V_{\text{COM}} = \pm 4.5 \text{V},$ $V_{\text{NO}} = \pm 4.5 \text{V}$		Full	-1.0		1.0	_
	I <sub>COM(OFF)</sub>	$V_{+} = 5.5V, V_{-} =$ -5.5V $V_{COM} = \pm 4.5V,$ $V_{NO} = -/+4.5V$	DC200	25	-0.2		50	nA
COM Off Lasharra Cumment(6)			PS398	Full	-2.5		100	
COM Off Leakage Current <sup>(6)</sup>			PS399	25	-0.1		50	
			P5399	Full	-1.5		100	
		V+ = 5.5V, V- =	PS398	25	-0.4		0.4	]
		-5.5V	P3398	Full	-5		5	
COM On Leakage Current <sup>(7)</sup>	I <sub>COM(ON)</sub>	$V_{COM} = \pm 4.5 V$	DC200	25	-0.2		0.2	1
		$V_{NO} = 4.5V$	PS399	Full	-2.5		2.5	
Logic Input		•					-	
Logic High Input Voltage	$V_{AH}, V_{ENH}$				2.4			37
Logic Low Input Voltage	$V_{AL}, V_{ENL}$						0.8	V
Input Current with Input Voltage High	I <sub>AH</sub> , I <sub>ENH</sub>	$V_A = V_{EN} = 2.4V$		Full	-0.1		0.1	
Input Current with Input Voltage Low	I <sub>al</sub> , I <sub>enl</sub>	$V_A = V_{EN} = 0.8 V$			-0.1		0.1	- μΑ

Dynamic								
Transition Time	t <sub>RANS</sub>	Figure 1					150	
Break-Before-Make Time Delay	t <sub>OPEN</sub>	Figure 3			0	40		
Frails Trans On Times		The second se		25		72	150	ns
Enable Turn-On Time	t <sub>ON(EN)</sub>	Figure 2		Full			250	]
Enable Turn-Off Time		Eigung 2		25		55	150	
Enable furn-On finne	t <sub>OFF(EN)</sub>	Figure 2		Full			200	
Charge Injection <sup>(3)</sup>	Q	$C_L = 1nF$ , $V_S = 0$ 0Ohm,	0V, R <sub>S</sub> =			2.8	5	pC
Off Isolation <sup>(7)</sup>	OIRR	$V_{EN} = 0V, R_L = 1kOhm, f$ $= 100kHz$				-101		ID
Crosstalk	X <sub>TALK</sub>		$R_L = 1$ kOhm, f = 100kHz, Figure 6			-92		dB
Logic Input Capacitance	CIN	f=1MHz		25		2.5		
NO Off Capacitance	C <sub>(OFF)</sub>	$f = 1 MHz, V_{EN}$ $= 0 V$	= V <sub>NO</sub>	25		3.6		
		f=1MHz,	PS398			31		pF
COM Off Capacitance	C <sub>COM</sub> (OFF)	$V_{EN} = V_{COM}$ =0V	PS399			14		Pr
		f=1MHz,	PS398			35		-
COM Off Capacitance	C <sub>COM</sub> (ON)	$V_{COM} = 0V$	PS399			20		-
Supply	•				•	·	•	
Power-Supply Range					±3		±8	V
Positive-Supply Current	I+			Full	-1		1	
Negative-Supply Current	I-	$V_{EN} = V_A = 0V$ V+ =5 5V V- =		Full	-1		1	μΑ
Ground Current	I <sub>GND</sub>	]	V+ =5.5V, V- = -5.5V		-1		1	

Notes:

1. Algebraic convention, where the most negative value is a minimum and the most positive is a maximum, is used in this data sheet.

2. Typical values are for DESIGN AID ONLY, not guaranteed or subject to production testing.

3. Guaranteed by design.

4. ΔR<sub>ON</sub> = R<sub>ON max</sub> - R<sub>ON min</sub>.
5. Flatness is defined as the difference between the maximum and minimum values of on-resistance measured.

6. Leakage parameters are 100% tested at maximum rated hot temperature and guaranteed by correlation at +25°C.

7. Off Isolation =  $20\log_{10} V_{COM} / V_{NO}$ . See Figure 5.

## **Electrical Specifications - Single 5V Supply** ( $V = +5V \pm 10\%$ , V = 0V, GND = 0V, $V_{AH} = V_{ENH} = +2.4$ ,

 $V_{AL} = V_{ENL} = +0.8V)$ 

Parameters	Symbol	Conditions		Temp (°C)	Min <sup>(1)</sup>	<b>Typ</b> <sup>(2)</sup>	Max <sup>(1)</sup>	Units
Analog Switch								
Analog Signal Range <sup>(3)</sup>	V <sub>COM</sub> , V <sub>NO</sub>			Full	0		V+	v
On Basistance	7	$I_{NO} = 1mA, V_{CON}$		25		100	125	
On-Resistance	R <sub>ON</sub>	3.5V, V+ = 4.5V		Full			280	
R <sub>ON</sub> Matching Between		$I_{NO} = 1mA, V_{CON}$	<u>م</u> =	25			11	
Channels <sup>(4)</sup>	AR <sub>ON</sub>	3.5V, V+ = 4.5V		Full			13	ohm
		I <sub>NO</sub> = 1mA, V <sub>CON</sub>	A =	25			18	1
On-Resisatance Flatness	R <sub>FLAT</sub> 1.5V, 2.5V, 3.5V, V+ = 5V	Full			22			
NO-Off Leakage		$I_{NO} = 4.5 V, V_{COM}$	r = 0V	25	-0.1		0.1	
Current <sup>(6)</sup>	I <sub>NO(OFF)</sub>	$V_{+} = 5.5V$	[ = 01,	Full	-1.0		1.0	
		$V_{COM} = 4.5V,$ $V_{NO} = 0V, V + =$ 5.5V	DCaaa	25	-0.2		50	1
COM-Off Leakage Current <sup>(6)</sup> I <sub>C</sub>			PS398	Full	-2.5		100	nA
	I <sub>COM(OFF)</sub>		PS399	25	-0.2		50	
				Full	-1.5		100	
			DC209	25	-0.4		0.4	
COM On Leshang Comment <sup>(7)</sup>		$V_{COM} = 4.5V,$ $V_{NO} = 4.5V, V+$	PS398	Full	-5		5	
COM-On Leakage Current <sup>(7)</sup>	I <sub>COM(ON)</sub>		PS399	25	-0.2		0.2	1
			P3399	Full	-2.5		2.5	
Digital Logic Input								
Logic High Input Voltage	$V_{AH}, V_{ENH}$				2.4			v
Logic Low Input Voltage	$V_{al}, V_{enl}$						0.8	v
Input Current with Input Voltage High	$I_{AH}, I_{ENH}$	$V_A = V_{EN} = 2.4 V$		Full	-0.1		0.1	
Input Current with Input Voltage Low	$I_{al}, I_{enl}$	$V_A = V_{EN} = 0.8V$			-0.1		0.1	- μΑ
Supply								
Power-Supply Range	V+				3		15	V
Positive-Supply Current	I+			Ex 11	-1.0		1.0	
Negative-Supply Current	I-	$V_{EN} = V+ \text{ or } 0V, V_A = 0V,$ V+ = 5.5V, V- = 0V		Full	-1.0		1.0	μΑ
Ground Current	I <sub>GND</sub>				-1.0		1.0	

Dynamic							
Transition Time	t <sub>RANS</sub>				72	245	
Break-Before-Make Time Delay	topen	$V_{NO} = 3V$	25	10	36		
Enable Turn-On Time t <sub>ON</sub>					110	200	ns
	ton(en)		Full			275	
Eachla Thomas Off Theorem			25		65	125	
Enable Turn-Off Time t <sub>OFF(EN)</sub>	toff(en)		Full			200	
Charge Injection <sup>(3)</sup>	Q	$C_{L}$ = 1nF, $V_{S}$ = 0V, $R_{S}$ = 0Ohm,	25		2.8	5	pC

## **Electrical Specifications - Single 3V Supply** (V+ = + 5V $\pm$ 10%, V- = 0V, GND = 0V, V<sub>AH</sub> = V<sub>ENH</sub> = +2.4,

V <sub>AL</sub> =	= V <sub>enl</sub>	=	+0.8V)
-------------------	--------------------	---	--------

Parameters	Symbol	Conditions	Temp (°C)	Min <sup>(1)</sup>	Typ <sup>(2)</sup>	Max <sup>(1)</sup>	Units
Switch						<u>.</u>	
Analog Signal Range <sup>(3)</sup>	V <sub>COM</sub> , V <sub>NO</sub>		Full	0		V+	v
On Paristan	-	$I_{NO} = 1mA, V_{COM} =$	25		160	375	a hara
On-Resistance	n-Resistance R <sub>ON</sub>	1.5V, V = 3V	Full			425	ohm
Dynamic	·						
Transition Time <sup>(3)</sup>	t <sub>RANS</sub>	Figure 1, $V_{IN} = 2.4V$ $V_{NO1} = 1.5V$ , $V_{NO8} = 0V$			200	575	
Enable Turn-On Time	t <sub>ON(EN)</sub>	$\label{eq:states} \begin{array}{l} Figure 2, V_{INH} = 2.4V\\ V_{INL} = 0V, V_{NO1} = 1.5V \end{array}$	25		200	500	ns
Enable Turn-Off Time	t <sub>OFF(EN)</sub>	$\label{eq:states} \begin{array}{l} Figure \ 2, \ V_{INH} = 2.4 V \\ V_{INL} = 0 V, \ V_{NO1} = 1.5 V \end{array}$	25		92	400	]
Charge Injection <sup>(3)</sup>	Q	$C_{L}=1nF, V_{S}=0V, R_{S}=0Ohm,$			2	5	pC

#### Notes:

1. Algebraic convention, where the most negative value is a minimum and the most positive is a maximum, is used in this data sheet.

2. Typical values are for DESIGN AID ONLY, not guaranteed or subject to production testing.

- 3. Guaranteed by design.

4. ΔR<sub>ON</sub> = R<sub>ON max</sub> - R<sub>ON min</sub>.
5. Flatness is defined as the difference between the maximum and minimum values of on-resistance measured.

6. Leakage parameters are 100% tested at maximum rated hot temperature and guaranteed by correlation at +25°C.

7. Worst-case isolation is on channel 4 because of its proximity to the COM pin. Off isolation =  $20\log V_{COM}/V_{NO}$ ,  $V_{COM}$  = output,  $V_{NO}$  = input to off switch 8. Off Isolation =  $20\log_{10} V_{COM} / V_{NO}$ . See Figure 5.

Parameters	Symbol	Conditions	Temp (°C)	Min <sup>(1)</sup>	Typ <sup>(2)</sup>	Max <sup>(1)</sup>	Units
Analog Switch			•		•		
Analog Signal Range <sup>(3)</sup>	VANALOG			0		V+	V
		V+ = 3V,	25		40	70	
On-Resistance	-Resistance R <sub>ON</sub>	$I_{COM} = 1mA$ V <sub>NO</sub> or V <sub>NC</sub> = 1.5V	Full		50	80	ohm
Dynamic							
		$\frac{V_{NO} \text{ or } V_{NC} = 1.5V,}{Figure 2}$	25		50	125	ns
Turn-On Time <sup>(3)</sup>	t <sub>ON</sub>		Full		100	250	
			25		30	75	
Turn-Off Time <sup>(3)</sup>	toff		Full		60	150	
Charge Injection <sup>(3)</sup>	Q	$C_L = 1nF$ , $V_{GEN} = 0V$ , $R_{GEN} = 0$ -ohm, Figure 4	25		1	5	pC
Supply						-	
Positive Supply Current	I+	V+ = 3.6V, $V_{IN}$ = 0V or V+, all channels on or off	Full	-1	0.01	1	μΑ

## **Electrical Specifications - Single +3.3V Supply** (V+ = 3.3V + 10%, GND = 0V, $V_{INH} = 2.4V$ , $V_{INL} = 0.8V$ )

## **Electrical Specifications - Single +12V Supply** (V+ = 12V +10%, GND = 0V, V<sub>INH</sub> = 4V, V<sub>INL</sub>= 0.8V)

Parameters	Symbol	Conditions	Temp (°C)	Min <sup>(1)</sup>	Typ <sup>(2)</sup>	Max <sup>(1)</sup>	Units
Analog Switch	·		· · · · · · · · · · · · · · · · · · ·		•	·	
Analog Signal Range <sup>(3)</sup>	VANALOG			0		V+	V
		V+ = 10.8V,	25		15	25	
On-Resistance	ance R <sub>ON</sub>	$I_{COM} = 1mA$ V <sub>NO</sub> or V <sub>NC</sub> = 110V	Full		20	40	ohm
Dynamic							
(2)		$t_{ON}$ $V_{NO} \text{ or } V_{NC} = 1.5V,$ Figure 2	25		25	50	
Turn-On Time <sup>(3)</sup>	ton		Full		50	100	
			25		20	40	ns
Turn-Off Time <sup>(3)</sup>	toff		Full		40	75	1
Charge Inication <sup>(3)</sup>	0	$C_{\rm L} = 1 {\rm nF}, V_{\rm GEN} = 0 {\rm V},$	25		1	5	
Charge Injection <sup>(3)</sup>	Q	R <sub>GEN</sub> = 0-ohm, Figure 4	25		1	5	pC
Supply							
Positive Supply Current	I+	V+ = 13V, $V_{IN} = 0V$ or V+, all channels on or off	Full	-1	0.01	1	μA

PERICOM<sup>®</sup>

## **Test Circuits/Timing Diagrams**







Figure 2. Enable Switching Time



Figure 3. Break-Before-Make Interval









Figure 8. NO/COM Capacitance

## **Application Information**

#### **Overvoltage Protection**

Proper power-supply sequencing is recommended for all CMOS devices. Do not exceed the absolute maximum ratings, because stresses beyond the listed ratings may cause permanent damage to the devices. Always sequence V+ on first, followed by V-, and then logic inputs. If power-supply sequencing is not possible, add two small signal diodes or two current limiting resistors in series with the supply pins for overvoltage protection (Figure 9). Adding diodes reduces the analog signal range, but low switch resistance and low leakage characteristics are unaffected.

#### **Maximum Sampling Rate**

From the sampling theorem, the sampling frequency needed to properly recover the original signal should be more than twice its maximum component frequency. In real applications, sampling at three or four times the maximum signal frequency is customary.

The maximum sampling rate of a multiplexer is determined by its transition time ( $t_{TRANS}$ ), the number of channels being multiplexed, and the settling time ( $t_{SETTLING}$ ) of the sampled signal at the output. The maximum sampling rate is:

(1)

 $f_S =$ \_\_\_\_

n (t<sub>TRANS</sub> + t<sub>SETTLING</sub>)

1

Where n = number of channels scanned: 8 for PS398, 4 for PS399. tTRANS is given on the specification table: 150 ns max.

Settling time is the time needed for the output to stabilize within the desired accuracy band of +1 LSB (least significant bit).

Other factors determining settling time are: signal source impedance, capacitive load at the output. Figure 10 illustrates the steady state model. To figure out what the settling time due to the multiplexer is, we can assume that  $RS = 0\Omega$ , and CL = 0. In real life, the effects of  $R_s$  and  $C_L$  should be taken into account when performing these calculations.



Figure 9. Overvoltage protection is accomplished using two external blocking diodes or two current limiting resistors.



Figure 10. Equivalent model of one multiplexer channel

The table below shows how many time constants (mτ) are
needed to reach an accuracy of one LSB. $\tau = R_{ON} x C_{COM(ON)}$

Bits	Accuracy (%)	m
8	0.25	6
12	0.012	9
15	0.0017	11

In equation (1) above, n = 8,  $t_{TRANS}$  = 150ns,  $t_{SETTLING}$  = 9 $\tau$ ,  $\tau$  = 1000hm x 54pF

$$\frac{1}{f_{S} = 8 [150ns + 9(100ohm x 54pF)]},$$
  
or fS = 630kHz.

Assuming a x4 oversampling rate, the maximum sampling speed for the PS398 would be  $630 \div 4 = 157$ kHz.

Now, let's calculate what the maximum sampling rate for the PS398. Assume a 12-bit accuracy and room temperature operation.

## Packaging Mechanical: 16-Pin SOIC (W)



## **Ordering Information**

Ordering Code	Package Code	Package Type
PS398CSEE	W	Pb-free & Green, 16-pin SOIC

1. Thermal characteristics can be found on the company web site at www.pericom.com/packaging/