August 2004 Revised October 2004



General Description

FAIRCHILD

This chip provides a USB Transceiver functionality with a voltage regulator that is compliant to USB Specification Rev 2.0. this integrated 5V to 3.3V regulator allows interfacing of USB Application specific devices with supply voltages ranging from 1.65V to 3.6V with the physical layer of Universal Serial Bus. It is capable of operating at 12Mbits/s (full speed) data rates and hence is fully compliant to USB Specification Rev 2.0. The Vbusmon pin allows for monitoring the Vbus line.

The USB1T1102 also provides exceptional ESD protection with 15kV contact HBM on D+, D- pins.

Features

- Complies with Universal Serial Bus Specification 2.0
- Integrated 5V to 3.3V voltage regulator for powering VBus
- Utilizes digital inputs and outputs to transmit and receive USB cable data
- Supports full speed (12Mbits/s) data rates
- Ideal for portable electronic devices
- MLP technology package (16 pin) with HBCC footprint
- 15kV contact HBM ESD protection on bus pins

Ordering Code:

Order Number	Package Number	Package Description
USB1T1102MPX	MLP14D	14-Terminal Molded Leadless Package (MLP), 2.5mm Square
USB1T1102RMPX (Preliminary)	MLP14D	14-Terminal Molded Leadless Package (MLP), 2.5mm Square
USB1T1102MHX	MLP16HB	16-Terminal Molded Leadless Package (MHBCC), JEDEC MO-217, 3mm Square
USB1T1102RMHX (Preliminary)	MLP16HB	16-Terminal Molded Leadless Package (MHBCC), JEDEC MO-217, 3mm Square

Logic Diagram



Note: On the USB1T1102R (Preliminary) the 1.5k resistor is integrated into the part, and connects V_{PU} and D+ eliminating the need for this external pull-up resistor.

Connection Diagrams



MLP14 GND Exposed Diepad



(Bottom View)

Terminal Descriptions

Terminal	Number	Terminal	I/O	Terminal Description
MLP14	MLP16	Name	.0	Terminal Description
1	1	ŌĒ	I	Output Enable: Active LOW enables the transceiver to transmit data on the bus. When not active the transceiver is in the receive mode (CMOS level is relative to V_{CCIO})
2	2	RCV	0	Receive Data Output: Non-inverted CMOS level output for USB differential Input (CMOS output level is relative to V_{CCIO}). Driven LOW when SUSPN is HIGH; RCV output is stable and preserved during SE0 condition.
3	3	V _p /V _{po}	I/O	Single-ended D+ receiver output V _P (CMOS level relative to V _{CCIO}): Used for external detection of SE0, error conditions, speed of connected device; Pin also acts as drive data input V _{po} (see Table 1 and Table 2). Output drive is 4 mA buffer.
4	4	V _m /V _{mo}	I/O	Single-ended D- receiver output V _m (CMOS level relative to V _{CCIO}): Used for external detection of SE0, error conditions, speed of connected device; Pin also acts as drive data input V _{mo} (see Table 1 and Table 2). Output drive is 4 mA buffer.
5	5	SUSPND	I	Suspend: Enables a low power state (CMOS level is relative to V _{CCIO}). While the SUSPND pin is active (HIGH) it will drive the RCV pin to logic "0" state.
_	6	NC		No Connect
6	7	V _{CCIO}		Supply Voltage for digital I/O pins (1.65V to 3.6V): When not connected the D+ and D– pins are in 3-STATE. This supply bus is totally independent of V_{CC} (5V) and V_{REG} (3.3V).
7	8	Vbusmon	0	Vbus monitor output (CMOS level relative to V_{CCIO}): When Vbus > 4.1V then Vbusmon = HIGH and when Vbus < 3.6V then Vbusmon = LOW. If SUSPND = HIGH then Vbusmon is pulled HIGH.
9, 8	10, 9	D+, D-	AI/O	Data +, Data -: Differential data bus conforming to the USB standard.
10	11	NC		No Connect
-	12	NC		No Connect
11	13	V _{REG} (3.3V)		Internal Regulator Option: Regulated supply output voltage (3.0V to 3.6V) during 5V operation; decoupling capacitor of at least 0.1 μ F is required. Regulator ByPass Option: Used as supply voltage input for 3.3V operation.
12	14	V _{CC} (5.0V)		Internal Regulator Option: Used as supply voltage input (4.0V to 5.5V); can be connected directly to USB line Vbus. Regulator ByPass Option: Connected to V _{REG} (3.3V)

Terminal Descriptions (Continued)

Termina	Number	Terminal	I/O	Terminal Description
MLP14	MLP16	Name	1/0	Terminal Description
13	15	V _{PU} (3.3V)		Pull-up Supply Voltage (3.3V \pm 10%): Connect an external 1.5k Ω resistor on D+ (FS data rate); Pin function is controlled by Config input pin: Config = LOW – V _{PU} (3.3V) is floating (High Impedance) for zero pull-up current. Config = HIGH – V _{PU} (3.3V) = 3.3V; internally connected to V _{REG} (3.3V).
14	16	Config	I	USB connect or disconnect software control input. Configures 3.3V to external $1.5k\Omega$ resistor on D+ when HIGH.
Exposed Diepad	Exposed Diepad	GND	GND	GND supply down bonded to exposed diepad to be connected to the PCB GND.

Functional Description

The USB1T1102 transceiver is designed to convert CMOS data into USB differential bus signal levels and to convert USB differential bus signal to CMOS data.

To minimize EMI and noise the outputs are edge rate controlled with the rise and fall times controlled and defined for full speed data rates only (12Mbits/s). The rise, fall times are balanced between the differential pins to minimize skew. The USB1T1102 differs from earlier USB Transceiver in that the V_p/V_m and V_{po}/V_{mo} pins are now I/O pins rather than discrete input and output pins. Table 1 describes the specific pin functionality selection. Table 2 and Table 3 describe the specific Truth Tables for Driver and Receiver operating functions.

The USB1T1102 also has the capability of various power supply configurations to support mixed voltage supply applications (see Table 4) and Section 2.1 for detailed descriptions.

Functional Tables

SUSPND	OE	D+, D-	RCV	V _p /V _{po}	V _m /V _{mo}	Function
L	L	Driving & Receiving	Active	V _{po} Input	V _{mo} Input	Normal Driving (Differential Receiver Active)
L	Н	Receiving (Note 1)	Active	V _p Output	V _m Output	Receiving
Н	L	Driving	Inactive (Note 2)	V _{po} Input	V _{mo} Input	Driving during Suspend (Differential Receiver Inactive)
Н	Н	3-STATE (Note 1)	Inactive (Note 2)	V _p Output	V _m Output	Low Power State

TABLE 1. Function Select

Note 1: Signal levels is function of connection and/or pull-up/pull-down resistors.

Note 2: For SUSPND = HIGH mode the differential receiver is inactive and the output RCV is forced LOW. The out-of-suspend signaling (K) is detected via the single-ended receivers of the V_p/V_{po} and V_m/V_{mo} pins.

TABLE 2. Driver Function ($\overline{OE} = L$) using Differential Input Interface

V _m /V _{mo}	V _p /V _{po}	Data
L	L	SE0 (Note 3)
L	Н	Differential Logic 1
Н	L	Differential Logic 0
Н	Н	Illegal State

Note 3: SE0 = Single Ended Zero

TABLE 3. Receiver Function $(\overline{OE} = H)$

D+, D-	RCV	V _p /V _{po}	V _m /V _{mo}
Differential Logic 1	Н	Н	L
Differential Logic 0	L	L	Н
SE0	Х	L	L

X = Don't Care

Power Supply Configurations and Options

The two modes of power supply operation are:

- Normal Mode: V_{CCIO} and V_{CC} (5V) are connected or V_{CCIO}, V_{CC} (5V) and [V_{REG} (3.3V) and V_{CC} (5V) shorted for Bypass mode]
 - 1. For 5V operation V_{CC} is connected to 5V source (4.0V to 5.5V) and the internal voltage regulator then produces 3.3V for the USB connections.
 - 2. For 3.3V operation both V_{CC} and V_{REG} are connected to a 3.3V source (3.0V to 3.6V)

In both cases for normal mode the $V_{\rm CCIO}$ is an independent voltage source (1.65V to 3.6V) that is a function of the external circuit configuration.

• Sharing Mode: V_{CCIO} is only supply connected. V_{CC} and V_{REG} are not connected. In this mode the D+ and D- pins are 3-STATE and the USB1T1102 allows external signals up to 3.6V to share the D+ and D- bus lines. Internally the circuitry limits leakage from D+ and D- pins (maximum 10 μA) and V_{CCIO} such that device is in low power (suspended) state. Pins Vbusmon and RCV are forced LOW as an indication of this mode with Vbusmon being ignored during this state.

A summary of the Supply Configurations is described in Table 4.

Pins		Power Supply Mode Configur	ation
1 113	Sharing	Normal (Regulated Output)	Normal (Regulator Bypass)
V _{CC} (5V)	Not Connected	Connected to 5V Source	Connected to V _{REG} (3.3V) [Max Drop of 0.3V] (2.7V to 3.6V)
V _{REG} (3.3V)	Not Connected	3.3V, 300 μA Regulated Output	Connected to 3.3V Source
V _{CCIO}	1.65V to 3.6V Source	1.65V to 3.6V Source	1.65V to 3.6V Source
V _{PU} (3.3V)	3-STATE (Off)	3.3V Available if Config = HIGH	3.3V Available if Config = HIGH
D+, D-	3-STATE	Function of Mode Set Up	Function of Mode Set Up
V _p /V _{po} , V _m /V _{mo}	L	Function of Mode Set Up	Function of Mode Set Up
RCV	L	Function of Mode Set Up	Function of Mode Set Up
Vbusmon	L	Function of Mode Set Up	Function of Mode Set Up
OE, SUSPND, Config	Hi-Z	Function of Mode Set Up	Function of Mode Set Up

TABLE 4. Power Supply Configuration Options

ESD Protection

ESD Performance of the USB1T1102

HBM D+/D-: 15.0kV HBM, all other pins (Mil-Std 883E): 6.5kV

ESD Protection: D+/D- Pins

Since the differential pins of a USB transceiver may be subjected to extreme ESD voltages, additional immunity has been included in the D+ and D- pins without compromising performance. The USB1T1102 differential pins have ESD protection to the following limits:

- 15kV using the contact Human Body Model
- 8kV using the Contact Discharge method as specified in IEC 61000-4-2

Human Body Model

Figure 1 shows the schematic representation of the Human Body Model ESD event. Figure 2 is the ideal waveform representation of the Human Body Model.

IEC 61000-4-2, IEC 60749-26 and IEC 60749-27

The IEC 61000-4-2 standard covers ESD testing and performance of finished equipment, and as such evaluates the equipment in its entirety for ESD immunity. Fairchild Semiconductor has evaluated this device using the IEC 6100-4-2 representative system model depicted in Figure 3. Under the additional standards set forth by the IEC, this device is also compliant with IEC 60749-26 (HBM) and IEC 60749-27 (MM).

Additional ESD Test Conditions

For additional information regarding our product test methodologies and performance levels, please contact Fairchild Semiconductor.



FIGURE 1. Human Body ESD Test Model







FIGURE 3. IEC 61000-4-2 ESD Test Model

Absolute Maximum Ra	atings(Note 4)	Recommended Opera	ting
Supply Voltage (V _{CC})(5V)	-0.5V to +6.0V	Conditions	
I/O Supply Voltage (V _{CCIO})	-0.5V to +4.6V	DC Supply Voltage V _{CC} (5V)	4.0V to 5.5V
Latch-up Current (I _{LU})		I/O DC Voltage V _{CCIO}	1.65V to 3.6V
$V_{I} = -1.8V$ to +5.4V	150 mA	DC Input Voltage Range (VI)	0V to V _{CCIO} +5.5V
DC Input Current (I _{IK})		DC Input Range for AI/O (V _{AI/O})	0V to V _{CC}
V ₁ < 0	–50 mA	Pins D+ and D-	0V to 3.6V
DC Input Voltage (VI)		Operating Ambient Temperature	
(Note 5)	–0.5V to V_{CCIO} +5.5V	(T _{AMB})	-40°C to +85°C
DC Output Diode Current (I _{OK})			
$V_{O} > V_{CC}$ or $V_{O} < 0$	±50 mA		
DC Output Voltage (V _O)			
(Note 5)	$-0.5 V$ to $V_{CCIO} + 0.5 V$		
Output Source or Sink Current (I _O)			
$V_{O} = 0$ to V_{CC}			
Current for D+, D– Pins	±50 mA		
Current for RCV, V_m/V_p	±15 mA		
DC V _{CC} or GND Current			
(I _{CC} , I _{GND})	±100 mA		
ESD Immunity Voltage (V _{ESD});			
Contact HBM		Note 4: The Absolute Maximum Ratings are	
Pins D+, D–, V_{CC} (5.5V) and GND	15kV	the safety of the device cannot be guaranteed operated at these limits. The parametric value	
All Other Pins	6.5kV	Characteristic tables are not guaranteed at the	e absolute maximum rating.
Storage Temperature (T _{STO})	$-40^{\circ}C$ to $+ 125^{\circ}C$	The "Recommended Operating Conditions" tak for actual device operation.	ble will define the conditions
Power Dissipation (P _{TOT})		Note 5: IO Absolute Maximum Rating must be	observed.
I _{CC} (5V)	48 mW		
Iccio	9 mW		

DC Electrical Characteristics (Supply Pins)

Over recommended range of supply voltage and operating free air temperature (unless otherwise noted). V_{CC} (5V) = 4.0V to 5.5V or V_{REG} (3.3V) = 3.0V to 3.6V, V_{CCIO} = 1.65V to 3.6V

Symbol	Parameter	Conditions	-40	Units			
			Min	Тур	Max		
V _{REG} (3.3V)	Regulated Supply Output	Internal Regulator Option;	3.0	3.3	3.6	V	
		$I_{LOAD} \le 300 \ \mu A$	(Note 6)(Note 7)			v	
Icc	Operating Supply Current (V _{CC} 5.0)	Transmitting and Receiving at		4.0	8.0	mA	
		12 Mbits/s; C _{LOAD} = 50 pF (D+, D–)		(Note 8)		IIIA	
I _{CCIO}	I/O Operating Supply Current	Transmitting and Receiving at		1.0	2.0		
		12 Mbits/s		(Note 8)		mA	
ICC (IDLE)	Supply Current during	IDLE: $V_{D+} \ge 2.7V$, $V_{D-} \le 0.3V$;			300	μA	
	FS IDLE and SE0 (V _{CC} 5.0)	SE0: $V_{D+} \leq 0.3 V, \ V_{D-} \leq 0.3 V$			(Note 9)	μА	
ICCIO (STATIC)	I/O Static Supply Current	IDLE, SUSPND or SE0			20.0	μA	
ICC(SUSPND)	Suspend Supply Current	SUSPND = HIGH			25.0		
	USB1T1102	OE = HIGH			(Note 9)		
		$V_m = V_p = OPEN$				۸	
	Suspend Supply Current	SUSPND = HIGH			40.0	μA	
	USB1T1102R	OE = HIGH			(Note 10)		
		$V_p = V_m = OPEN$					
ICCIO(SHARING)	I/O Sharing Mode Supply Current	V _{CC} (5V) Not Connected			20.0	μA	
ID+ (SHARING)	Sharing Mode Load Current on	V _{CC} (5V) Not Connected			10.0	۸	
	D+/D- Pins	Config = LOW; $V_{D\pm} = 3.6V$			10.0	μA	

				Limits		
Symbol	Parameter	Conditions	- 40 °	°C to +85°C	to +85°C	
			Min	Тур	Max	
V _{CCTH}	V _{CC} Threshold Detection Voltage	$1.65 \text{V} \leq \text{V}_{\text{CCIO}} \leq 3.6 \text{V}$				
		Supply Lost			3.6	V
		Supply Present	4.1			
V _{CCHYS}	V _{CC} Threshold Detection Hysteresis Voltage	V _{CCIO} = 1.8V		70.0		mV
V _{CCIOTH}	V _{CCIO} Threshold Detection Voltage	$2.7V \le V_{REG} \le 3.6V$				
		Supply Lost			0.5	V
		Supply Present	1.4			
V _{CCIOHYS}	V _{CCIO} Threshold Detection Hysteresis Voltage	V _{REG} = 3.3V		450		mV
V _{REGTH}	Regulated Supply Threshold	$1.65V \le V_{CCIO} \le V_{REG}$				
	Detection Voltage	$2.7V \le V_{REG} \le 3.6V$				v
		Supply Lost		0.8		v
		Supply Present	2.4 (Note 11)			
V _{REGHYS}	Regulated Supply Threshold Detection Hysteresis Voltage	V _{CCIO} = 1.8V		450		mV

Note 6: $\rm I_{LOAD}$ includes the pull-up resistor current via pin $\rm V_{PU}$

Note 7: The minimum voltage in Suspend mode is 2.7V.

Note 8: Not tested in production, value based on characterization.

Note 9: Excludes any current from load and V_{PU} current to the 1.5k Ω resistor.

Note 10: Includes current between V_{pu} and the 1.5k internal pull-up resistor.

Note 11: When V_{CCIO} < 2.7V, minimum value for V_{REGTH} = 2.0V for supply present condition.

DC Electrical Characteristics (Digital Pins - excludes D+, D- Pins)

Over recommended range of supply voltage and operating free air temperature (unless otherwise noted). V_{CCIO} = 1.6V to 3.6V

			Lim	nits	
Symbol	Parameter	Test Conditions	-40°C to +85°C		Units
			Min	Max	1
Input Levels	5				
V _{IL}	LOW Level Input Voltage			0.3	V
V _{IH}	HIGH Level Input Voltage		0.6*V _{CCIO}		V
	OUTPUT LEVELS:	·			
V _{OL}	LOW Level Output Voltage	I _{OL} = 2 mA		0.4	V
		I _{OL} = 100 μA		0.15	v
V _{OH}	HIGH Level Output Voltage	I _{OH} = 2 mA	V _{CCIO} - 0.4		v
		I _{OH} = 100 μA	V _{CCIO} - 0.15		v
Leakage Cu	rrent				
ILI	Input Leakage Current	V _{CCIO} = 1.65V to 3.6V		±1.0 (Note 12)	μΑ
Capacitance)	-	•		
C _{IN} , C _{I/O}	Input Capacitance	Pin to GND		10.0	pF
Note 12: If	asia > Vasa then leakage current will be h	igher than specified	•		

Note 12: If $V_{CCIO} \ge V_{REG}$ then leakage current will be higher than specified.

DC Electrical Characteristics (Analog I/O Pins - D+, D- Pins)

Over recommended range of supply voltage and operating free air temperature (unless otherwise noted). $V_{CC}=4.0V$ to 5.5V or V_{REG} = 3.0V to 3.6V

Limits Symbol Parameter Test Condition -40°C to +85°C Units Min Max Тур Input Levels - Differential Receiver Differential Input Sensitivity 0.2 V | V_{I(D+)} - V_{I(D-)} | V_{DI} V_{CM} Differential Common Mode Voltage 0.8 2.5 V INPUT LEVELS - Single-ended Receiver LOW Level Input Voltage 0.8 V_{IL} V V_{IH} HIGH Level Input Voltage 2.0 ٧ V_{HYS} Hysteresis Voltage 0.30 0.7 V **Output Levels** LOW Level Output Voltage $R_L = 1.5 k\Omega$ to 3.6V 0.3 V VOL V_{OH} HIGH Level Output Voltage $R_I = 15k\Omega$ to GND 28 36 V (Note 13) Leakage Current Input Leakage Current Off State ±1.0 μΑ IOFF CAPACITANCE C_{I/O} I/O Capacitance Pin to GND 20.0 pF Resistance ZDRV Driver Output Impedance 41.0 0 (Note 14) Z_{IN} 10.0 MΩ Driver Input Impedance R_{SW} Switch Resistance 10.0 0 Termination Voltage R_{PU} Upstream Port 3.0 3.6 V_{TERM} (Note 15) v (Note 16)

Note 13: If V_{OH} min. = V_{REG} - 0.2V.

Note 14: Includes external resistors of 29Ω on both D+ and D- pins.

Note 15: This voltage is available at pin V_{PU} and $\mathsf{V}_{\mathsf{REG}}.$

Note 16: Minimum voltage is 2.7V in the suspend mode.

]			Limits		
Symbol	Parameter	Test Conditions	-4	10°C to +85	°C	Unit
			Min	Тур	Max	
Driver Cha	aracteristics					
t _R	Output Rise Time	C _L = 50 - 125 pF	4.0		20.0	
		10% to 90%				ns
t _F	Output Fall Time	Figures 4, 8	4.0		20.0	
t _{RFM}	Rise/Fall Time Match	t _F / t _R Excludes First Transition	00.0		444.4	%
		from Idle State	90.0		111.1	70
V _{CRS}	Output Signal Crossover Voltage	Excludes First Transition from Idle State see Waveform	1.3		2.0	v
(Note 17)			1.3		2.0	v
Driver Tim	ing	•	•			
t _{PLH}	Propagation Delay	Figures F 9			18.0	ns
t _{PHL}	$(V_p/V_{po}, V_m/V_{mo} \text{ to } D+/D-)$	Figures 5, 6			10.0	115
t _{PHZ}	Driver Disable Delay	Figures 7.0			15.0	
t _{PLZ}	(OE to D+/D-)	from Idle State Excludes First Transition from			15.0	ns
t _{PZH}	Driver Enable Delay	Figures 7.0			45.0	
t _{PZL}	(OE to D+/D-)	Figures 7, 9			15.0	ns
Receiver 1	Timing	•	•			
t _{PLH}	Propagation Delay (Diff)	Figures 6, 10			15.0	
t _{PHL}	(D+/D- to Rev)				13.0	ns
t _{PLH}	Single Ended Receiver Propagation Delay	Figures 6, 10			18.0	ns
t _{PHL}	$(D+/D- to V_p/V_{po}, V_m/V_{mo})$				18.0	115







Physical Dimensions inches (millimeters) unless otherwise noted





RECOMMENDED LAND PATTERN

NOTES:

- A. NO JEDEC REGISTRATION
- B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 1994

BOTTOM VIEW

MLP14DrevA

14-Terminal Molded Leadless Package (MLP), 2.5mm Square MLP14D



www.fairchildsemi.com

user.

This datasheet has been download from:

www.datasheetcatalog.com

Datasheets for electronics components.