High-Speed CMOS Logic



CMOS Programmable Divide-by-"N" Counter

Type Features:

- Synchronous programmable ÷ N counter: N = 3 to 9999 or 15999
- Presettable down-counter
- Fully static operation
- Mode-select control of initial decade counting function (÷ 10, 8, 5, 4, 2)
- Master preset initialization
- Latchable ÷ N output

The RCA-CD54/74HC4059 and the CD54/74HCT4059 are high-speed silicon-gate devices that are pin-compatible with the CD4059B devices of the CD4000B series. These devices are divide-by-N down-counters that can be programmed to divide an input frequency by any number "N" from 3 to 15,999. The output signal is a pulse one clock cycle wide occurring at a rate equal to the input frequency divided by N. The down-counter is preset by means of 16 jam inputs.

The three Mode-Select Inputs Ka, Kb, and Kc determine the modulus ("divide-by" number) of the first and last counting sections in accordance with the truth table shown in Table I. Every time the first (fastest) counting section goes through one cycle, it reduces by 1 the number that has been preset (jammed) into the three decades of the intermediate counting section and into the last counting section, which consists of flip-flops that are not needed for operating the first counting section. For example, in the + 2 mode, only one flip-flop is needed in the first counting section. Therefore the last counting section has three flip-flops that can be preset to a maximum count of seven with a place value of thousands. If + 10 is desired for the first section, Ka is set "high", Kb "high" and Kc "low". Jam inputs J1, J2, J3, and J4 are used to preset the first counting section and there is no last counting section. The intermediate counting section consists of three cascaded BCD decade (÷ 10) counters presettable by means of Jam Inputs J5 through J16.

The Mode-Select Inputs permit frequency-synthesizer channel separations of 10, 12.5, 20, 25, or 50 parts. These inputs set the maximum value of N at 9999 (when the first counting section divides by 5 or 10) or 15,999 (when the first counting section divides by 8, 4, or 2).

The three decades of the intermediate counter can be preset to a binary 15 instead of a binary 9, while their place values are still 1, 10, and 100, multiplied by the number of the \div N mode. For example, in the \div 8 mode, the number

Family Features:

- Fanout (over temperature range): Standard outputs - 10 LSTTL loads Bus driver outputs - 15 LSTTL loads
- Wide operating temperature range: CD74HC/HCT: -40 to +85°C
- Balanced propagation delay and transition times
- Significant power reduction compared to LSTTL logic ICs
- Alternate source is Philips/Signetics
- CD54HC/CD74HC types: 2 to 6 V operation High noise immunity: N_{IL} = 30%, N_{IH} = 30% of V_{CC}; @ V_{CC} = 5 V
- CD54HCT/CD74HCT types: 4.5 to 5.5 V operation Direct LSTTL input logic compatibility V_{IL} = 0.8 V max., V_{IH} = 2 V min.
 - CMOS input compatibility
 - $I_{\rm I} \leq 1 \ \mu A @ V_{\rm OL}, V_{\rm OH}$

Applications:

- Communications digital frequency synthesizers: VHF, UHF, FM, AM, etc.
- Fixed or programmable frequency division
- "Time out" timer for consumer-application industrial controls
- Companion Application Note, ICAN-6374, "Application of the CMOS CD4059A Programmable Divide-by-N Counter in FM and Citizens Band Transceiver Digital Tuners"

from which counting down begins can be preset to:

3rd decade:	1500
2nd decade:	150
1st decade:	15
Last counting section	1000

The total of these numbers (2665) times 8 equals 21,320. The first counting section can be preset to 7. Therefore, 21,327 is the maximum possible count in the \div 8 mode.

The highest count of the various modes is shown in the column entitled Extended Counter Range of Table I. Control inputs Kb and Kc can be used to initiate and lock the counter in the "master preset" state. In this condition the flip-flops in the counter are preset in accordance with the jam inputs and the counter remains in that state as long as Kb and Kc both remain low. The counter begins to count down from the preset state when a counting mode other than the master preset mode is selected.

The counter should always be put in the master preset mode before the \div 5 mode is selected. Whenever the master preset mode is used, control signals Kb = "low" and Kc = "low" must be applied for at least 3 full clock pulses. After the Master Preset Mode inputs have been changed to one of the \div modes, the next positive-going clock transition changes an internal flip-flop so that the countdown can begin at the second positive-going clock transition. Thus, after an MP (Master Preset) mode, there is always one extra count before the output goes high. Fig. 1 illustrates a total count of 3 (\div 8 mode). If the Master Preset mode is started two clock cycles or less before an output pulse, the output pulse will appear at the time due. If the Master Preset Mode is not used, the counter jumps back to the "Jam" count when the output pulse appears.

A "high" on the Latch Enable input will cause the counter output to remain high once an output pulse occurs, and to remain in the high state until the latch input returns to "low". If the Latch Enable is "low", the output pulse will remain high for only 1 cycle of the clock-input signal.

The CD54HC4059 and CD54HCT4059 are supplied in 24lead dual-in-line frit-seal ceramic packages (F suffix). The CD74HC4059 and CD74HCT4059 are supplied in 24-lead dual-in-line, narrow-body plastic packages (EN suffix), in 24-lead dual-in-line, wide-body plastic packages (E suffix), and in 24-lead dual-in-line surface-mount plastic packages (M suffix). Both types are also available in chip form (H suffix).

5	Mode Select			First Co Sect	•		Last Cou Secti	•	Counter Range				
	npu	t					000		Design	Extended			
			<u>Mod</u> e	Can be preset		<u>Mode</u>	Can be preset						
Ka	Кр	Kc	Di-	toa	Jame	Di-	to a	Jam●	Max.	Max.			
			vides	max.	inputs	vides	max.	inputs					
			by:	of:	used:	by:	of:	used:					
н	н	н	2	1	J1	8	7	J2,J3,J4	15,999	17,331			
L	н	н	4	3	J1,J2	4	3	J3,J4	15,999	18,663			
н	L	н	5#	4	J1,J2,J3	2	1	J4	9,999	13,329			
L	L	н	8	7	J1,J2,J3	2	1	J4	15,999	21,327			
н	н	L	10	9	J1,J2,J3,J4	1	0	_	9,999	16,659			
X	L	L		Master	Preset		Master F	Preset	-				

Table I



X = Don't Care

•J1 = Least significant bit.

J4 = Most significant bit.

#Operation in the ÷ 5 mode (1st counting section) requires going through the Master Preset mode prior to going into the ÷ 5 mode. At power turn-on, Kc must be "low" for a period of 3 input clock pulses after V_{cc} reaches a minimum of 3 volts.

TERMINAL ASSIGNMENT

(1)

CD54/74HC4059 CD54/74HCT4059

How to Preset the CD54/74HC/HCT4059 to Desired ÷ N

The value N is determined as follows:

N = (MODE*) (1000 x Decade 5 Preset + 100 x Decade 4 Preset + 10 x Decade 3 Preset +

1 x Decade 2 Preset) + Decade 1 Preset

*MODE = First counting section divider (10, 8, 5, 4, or 2)

To calculate preset values for any N count, divide the N count by the Mode. The resultant is the corresponding preset values of the 5th through 2nd decade with the remainder being equal to the 1st decade value.



92CM-22213R1

DIVIDE -BY - N

OUTPUT

23

ουτρυτ

STAGE



LATCH

------ ·

(ENABLE

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE, (Vcc):	
(Voltages referenced to ground)	0.5 M
1000000000000000000000000000000000000	5 V)
DC DRAIN CURRENT, PER OUTPUT (Io) (FOR -0.5 V < Vo < Voc +0.5	V)
DC Vcc OR GROUND CURRENT (Icc)	*/·····.±25 mA
POWER DISSIPATION PER PACKAGE (Pp):	±50 mA
For T _A = -40 to +60°C (PACKAGE TYPE E) For T _A = +60 to +85°C (PACKAGE TYPE E)	
For $T_A = +60$ to $+85^{\circ}$ C (PACKAGE TYPE E)	Domto Linearty at 0 19400
For T _A = -55 to +100° C (PACKAGE TYPE F,H)	Derate Linearly at 8 mW/°C to 300 mW
For $T_A = +100$ to $+125^{\circ}C$ (PACKAGE TYPE F,H)	Dente Lineard 110 100 mW
For $T_A = -40$ to $+70^{\circ}$ C (PACKAGE TYPE M)	Derate Linearly at 8 mW/°C to 300 mW
For $T_A = +70$ to $+125^{\circ}$ C (PACKAGE TYPE M)	Denote Linearchiet C
OPERATING-TEMPERATURE RANGE (TA):	Derate Linearly at 6 mW/*C to 70 mW
PACKAGE TYPE E,M	-55 to +125°C
LEAD TEMPERATURE (DURING SOLDERING):	65 to +150°C
At distance $1/16 \pm 1/32$ in. $(1.59 \pm 0.79$ mm) from case for 10 s max.	
Unit inserted into a PC Board (min. thickness 1/16 in., 1.59 mm)	+265° C
with solder contacting lead tips only	
	+300°C

RECOMMENDED OPERATING CONDITIONS

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIN		
	MIN.	MAX.	
Supply-Voltage Range (For T _A =Full Package Temperature Range) V _{cc} :*		<u> </u>	
CD54/74HC Types	2	6	
CD54/74HCT Types	4.5	5.5	V
DC Input or Output Voltage, Vi, Vo	0	Vcc	+
Operating Temperature, TA:			
CD74 Types	-40	+85	
CD54 Types	-55	+125	°C
Input Rise and Fall Times, teti			
at 2 V	0	1000	
at 4.5 V	0	500	ns
at 6 V	0	400	115

*Unless otherwise specified, all voltages are referenced to Ground.

STATIC ELECTRICAL CHARACTERISTICS

				CD7	4HC4	059/0	D541	1C40	59				CD74	нст4	1059/	CD54	нст4	059			
		TEST CONDITIONS			4	74HC/54HC Types		1	74HC 54HC TYPES TYPES			TEST CONDITIC	TEST CONDITIONS		74HCT/54HCT TYPES			74HCT TYPES		HCT PES	
CHARACTERI	STIC	Vi lo		Vcc		+25° (:	1	-40/ +85° C		55/ 25°C	V,	Vcc		+25° (с		10∕ 5°C		55/ 25° C	UNITS
		v	mA	v	Min	Тур	Max	Min	Max	Min	Max	v	v	Min	Тур	Max	Min	Max	Min	Max	1
High-Level				2	1.5	-	-	1.5	1-	1.5			4.5	<u>-</u>	<u> </u>	1-		<u> </u>		<u> </u>	<u> </u>
Input Voltage	Vie			4.5	3.15	_	-	3.15		3.15		_	to	2	_	1 -	2	_	2	_	v
				6	4.2		-	4.2	-	4.2	- 1		5.5								
Low-Level				2			0.5	_	0.5	—	0.5		4.5								
Input Voltage	Vil		1	4.5		— .	1.35		1.35	_	1.35	-	to	-	_	0.8	_	0.8	-	0.8	v
		<u> </u>	<u> </u>	6	-		1.8		1.8	-	1.8		5.5								
High-Level		VIL	Í	2	1.9		-	1.9		1.9	-	ViL								Γ	
Output Voltage	Vон	or	-0.02	4.5	4.4			4.4		4.4	-	or	4.5	4.4	-	-	4.4	-	4.4	-	v
CMOS Loads		V _{IH}		6	5.9	_	-	5.9	<u> </u>	5.9		ViH	L			ļ					
TT 1 1 4 4 4		VIL										Vi⊾									
TTL Loads		or	-4	4.5	3.98		-	3.84	-	3.7	-	or	4.5	3.98	—	-	3.84		3.7	-	v
Low-Level		V _{IH} VIL	-5.2	6	5.48	-	-	5.34	-	5.2	-	ViH			ļ	ļ		ļ			
Output Voitage	Va	or	0.02	2	<u> </u>		0.1 0.1		0.1		0.1	VIL				1					
CMOS Loads	VOL		0.02	4.5			0.1		0.1	-	0.1	or	4.5	—	-	0.1		0.1	-	0.1	v
		VIL		-			0.1		0.1		0.1	 Vін									
TTL Loads		or	4	4.5	_	_	0.26		0.33		0.4	or	4.5	_		0.26		0.33		0.4	.,
		V _H	5.2	6	_		0.26	-	0.33		0.4	ViH		_		0.20	-	0.33	-	0.4	v
Input Leakage						-						Any									
Current	h	Vcc										Voltage									
		or		6	-	-	±0.1	-	±1	-	±1	Between	5.5	-	~	±0.1	-	±1	-	±1	μA
		Gnd										Vcc & Gnd									
Quiescent		Vcc										Vcc									
Device Current	lcc	or	0	6	-	-	8	-	80	-	160	or	5.5	-		8	-	80	_	160	μA
		Gnd										Gnd									
Additional		ļ											4.5								
Quiescent Device												Vcc -2.1	to	_	100	360	_	450	_		
Current per input												VCC -4.1	5.5	_	100	300	-	400	-	490	μA
pin: 1 unit load	∆lcc*	L											5.5								

*For dual-supply systems theoretical worst case (V_i = 2.4 V, V_{cc} = 5.5 V) specification is 1.8 mA.

HCT Input Loading Table

Input	Unit Loads*
All J Inputs	0.5
CP	0.65
LE	1.65
Ка	1
Kb	1.5
Kc	0.85

*Unit Load is Δlcc limit specified in Static Characteristics Chart, e.g., 360 μA max. @ 25° C.



SWITCHING CHARACTERISTICS (Vcc=5 V, TA=25°C, Input t,t=6 ns)

			TYPICA			
CHARACTERISTIC		C_(pF)	HC	HCT	UNITS	
Propagation Delay:	t _{PLH}			1		
CP to Q	t _{PHL}	15	17	19		
LE to Q		-1 -	14	19	- ns	
CP Frequency	fmax	15	54	50		
Power Dissipation Capacitance*					MHz	
enter Enterpation Supachance	CPD		36	36	pF	

*CPD is used to determine the dynamic power consumption, per package.

 $P_D = C_{PD} V_{cc}^2 fi + \Sigma C_L V_{cc}^2 f_0$ where f_i = input frequency

fo = output frequency

CL = output load capacitance

Vcc = supply voltage.

PRE-REQUISITE FOR SWITCHING FUNCTION

							LIMITS												
		TEST	25° C -40° C to +85° C							°C	-5	°C	1						
CHARACTERI	STIC	CONDITIONS	HC			НСТ		74HC		74HCT		HC	54HCT		UNITS				
		Vcc (V)	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.					
Pulse Width	tw	2	90	-	-		115		-	—	135	_	_						
CP		4.5	18	-	20	-	23	_	25	_	27	_	30	_					
		6	15		_	_	20	-	_	-	23	_	_	_					
Setup Time	tsu	2	75	_	- 1	-	95	- 1			110			1-	ns				
Kb, Kc to CP		4.5	15	_	15	-	19		19	_	22		22	_					
		6	13	—	_	-	16	_	_	_	19			_					
CP Frequency	fмах	2	5	-	_	-	4	_	_		4	-			i				
		4.5	27	_	25	I —	22	_	20		18	_	17		MHz				
		6	32		_	_	26		_		21	_	_	_	1411 12				

SWITCHING CHARACTERISTICS (CL=50 pF, Input t,t=6 ns)

			LIMITS												
		25° C				-40° C to +85° C				-55° C to +125° C				1	
CHARACTER	STIC	Vcc	_ H	IC	H	СТ	74	НС	74	ICT	54	HC	541	ICT	UNITS
		(V)	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	1
Propagation Delay	t PLH	2	- 1	200	-	—	—	250		_	_	300	-		†
	t _{PHL}	4.5	-	40	-	46	_	50	_	58		60	_	69	
CP to Q		6	-	34	-	_	_	43	i —	_		51		_	1
		2	- 1	175	-			220	_		-	265		- 1	1
LE to Q		4.5	-	35	_	46	_	44		58	_	53	-	69	ns
		6	-	30	_	_	_	37	-	-	_	45	_	_	
Output Transition	t _{TLH}	2	1 -	75	-	_	_	95		_	_	110			
Time	t _{THL}	4.5		15	_	15	-	19	_	19	_	22	_	22	
		6	-	13		_	_	16	_	_		19			
Input Capacitance	C,		- 1	10	_	10	_	10	-	10	_	10	_	10	pF



т .-



	54/74HC	54/74HCT
Input Level	Vcc	3 V
Switching Voltage, Vs	50% Vcc	1.3 V

Fig. 2 - Transition times, propagation delay times, and setup times.