A3800	LS7215 LS7216 Melville, NY 11747 (631) 271-0400 FAX (631) 271-0405
PROGRAMMABLE DIG	SITAL DELAY TIMER 314 2009
FEATURES:	PIN ASSIGNMENT - TOP VIEW
<ul> <li>Programmable delay from microseconds to days</li> <li>Programmable delay controlled by 8 binary-weighted delay input that can be latched from a shared 8-bit bus</li> <li>On chip oscillator (RC or Crystal) or external clock time base</li> <li>Selectable prescaler for real time delay generation based on 50Hz/60Hz time base or 32,768Hz watch crystal</li> <li>Four operating modes</li> <li>Reset input for delay abort</li> <li>Low quiescent and operating current</li> <li>Direct relay drive</li> <li>+3V to +18V operation (VDD - VSS)</li> <li>LS7215, LS7216 (DIP); LS7215-S, LS7216-S (SOIC) - See Fig.</li> </ul>	A     1     20     LOAD       B     2     19     TRIG       V DD (+V)     3     18     WB0       RC/CLOCK     4     5     17       RCS/CLKS     5     25     16       PSCLS     6     15     WB3       gure 1 -     RESET     7     14
<b>DESCRIPTION:</b> The LS7215 and LS7216 are CMOS integrated circuits for gene	V ss (-V) 8 13 WB5
ating digitally programmable delays. The delay is controlled by 8 b	
nary weighted inputs, WB0 - WB7, in conjunction with an applie	
clock or oscillator frequency. The programmed time delay man ifests itself in the Delay Output (OUT) as a function of the Ope ating Mode selected by the Mode Select inputs A and B: <b>One-Sho</b> <b>Delayed Operate</b> , <b>Delayed Release</b> or <b>Dual Delay</b> . The time de lay is initiated by a transition at the Trigger Input (TRIG).	
I/O DESCRIPTION: MODE SELECT Inputs A & B (Pins 1 & 2)	ХТЦ/СLОСК 4 _ 17 WB1
The 4 operating modes are selected by Inputs A and B	
according to Table 1	
TABLE 1. MODE SELECTION	PSCLS 6 15 WB3 RESET 7 14 WB4
A B MODE	V ss (-V) 8 13 WB5
0 0 One-Shot (OS)	OUT 9 12 WB6
01Delayed Operate (DO)10Delayed Release (DR)11Dual Delay (DD)	OD OUT         10         11         WB7

One-Shot Mode (OS)

A positive transition at the TRIG input causes OUT to switch low without delay and starts the delay timer. At the end of the programmed delay timeout, OUT switches high. If a delay timeout is in progress when a positive transition occurs at the TRIG input, the delay timer will be restarted. A negative transition at the TRIG input has no effect.

Each input has an internal pull-up resistor of about 500k .

# **Delayed Operate Mode (DO)**

A positive transition at the <u>TRIG</u> input starts the delay timer. At the end of the delay timeout,  $\underline{OUT}$  switches low. A negative transition at the TRIG input causes  $\overline{OUT}$  to switch high without delay.  $\overline{OUT}$  is high when TRIG is low.

# Delayed Release Mode (DR)

A negative transition at the TRIG input starts the delay timer. At the end of the delay timeout, OUT switches high. A postive transition at the TRIG input causes OUT to switch low without delay. OUT is low when TRIG is high.

FIGURE 1

## Dual Delay Mode (DD)

A positive or negative transition at the TRIG input starts the delay timer. At the end of the delay timeout, OUT switches to the logic state which is the inverse of the TRIG input. If a delay timeout is in progress when a transition occurs at the TRIG input, the delay timer is restarted.

## TRIGGER Input (TRIG, Pin 14)

A transition at the TRIG input causes OUT to switch with or without delay, depending on the selected mode. The TRIG input to OUT transition relation is always opposite in polarity, with the exception of One-Shot mode. (See Mode definitions above.) TRIG input has an internal pulldown resistor of about 500k and is buffered by a Schmitt trigger to provide input hysteresis.

## LS7215 TIME BASE Input (RC/CLOCK, Pin 4)

For LS7215, the basic timing signal is applied at the RC/CLOCK input. The clock can be provided from either an external source or generated by an internal oscillator by connecting an R-C network to this input. The frequency of oscillation is given by  $f \approx 1/RC$ . Chip-to-chip oscillation tolerance is  $\pm$  5% for a fixed value of RC. The minimum resistance, R MIN = 4,000 , VDD = + 3V- 1 200 VDD = +10V

= 1.200

$$1,200$$
,  $VDD = +10V$ 

= 1,000 , VDD = +18V

The external clock mode is selected by applying a logic low to the RCS/ CLKS input (Pin 5); the internal oscillator mode is selected by applying a high level to the RCS/CLKS input.

## LS7216 TIME BASE Input (XTLI/CLOCK, Pin 4)

For LS7216, the basic timing clock is applied to the XLTI/CLOCK input from either an external clock source or generated by an internal crystal oscillator by connecting a crystal between XTLI/CLOCK input and the XTLO output (Pin 5).

## LS7215 TIME BASE SELECT Input (RCS/CLKS, Pin 5)

For LS7215, the external clock operation at Pin 4 is selected by applying a logic low to the RCS/CLKS input. The internal oscillator option with RC timer at Pin 4 is selected by applying a logic high at the RCS/ CLKS input. RCS/CLKS input has an internal pull-down resistor of about All other Modes: Delay = SW + 0.5500k .

## LS7216 TIME BASE Output (XTLO, Pin 5)

For LS7216, when a crystal is used for generating the time base oscillation, the crystal is connected between XTLI/CLOCK and XTLO pins.

## PRESCALER SELECT Input (PSCLS, Pin 6)

The PSCLS input is a 3-state input, which selects one of three prescale factors according to Table 2.

## **TABLE 2. PRESCALE FACTOR SELECTION**

PSCLS Input Logic Level	S (Prescale Factor)			
Logic Level	LS7215	LS7216		
Float	1	1		
Vss	3000	32768		
Vdd	3600	32768 x 60		

Using prescale factors of 3000 and 3600, delays in units of minutes can be produced from 50Hz and 60Hz line sources. Prescale factors of 32,768 and 32,768 x 60 can be used to generate accurate delays in units of seconds and minutes, respectively, from a 32kHz watch crystal.

## TIMER RESET Input (RESET, Pin 7)

When RESET input switches high, any timeout in progress is aborted and OUT switches high without delay. With RESET high, OUT remains high. When RESET switches low with TRIG low in any mode, OUT remains high. When RESET switches low with TRIG high in Delayed Operate and Dual Delay modes, the delay timer is started and OUT switches low at the end of the delay timeout. When RESET switches low with TRIG high in Delayed Release mode. OUT switches low without delay. When RESET switches low with TRIG high in One-Shot mode, OUT remains high. RESET input has an internal pull-down resistor of about 500k and is buffered by a Schmitt Trigger to provide input hysteresis.

#### Vss (-V, Pin 8)

Supply voltage negative terminal or GND.

## **DELAY Output** (OUT, Pin 9)

Except in One-Shot mode, OUT switches with or without delay (depending on mode) in inverse relation to the logic level of the TRIG input. In One-Shot mode, a timed low level is produced at OUT, in response to a positive transition of the TRIG input.

#### LOAD Input (LOAD, Pin 20)

The LOAD input allows the weighting bits, WB0 - WB7, to be latched from a shared bus, such as a MCU IO port. When the LOAD is low, the internal weighting bits dynamically follow the data presented at the

WB0 - WB7 inputs. When the LOAD is switched high, the WB0 - WB7 data become latched, freeing up the bus to service other peripheral devices. LOAD input has an internal pull-down resistor to Vss.

## **OPEN DRAIN DELAY Output** (ODOUT, Pin 10)

The ODOUT is the open drain version of the delay output which enables the chip to directly drive a relay, operating at a voltage higher than the chip supply voltage through a single NPN transistor (see Figure 10) . Functionally, the ODOUT is identical to the other delay output, OUT.

#### WEIGHTING BIT Inputs (WB7 to WB0, Pins 11 - 18)

Inputs WB0 through WB7 are binary weighted delay bits used to program the delay according to the following relations:

One-Shot Mode: Pulse width = 
$$\underline{SW}_{f}$$

Where:

S = Prescale factor (See Table 2) f = Time base frequency at Pin 4 W = WB0 + WB1 + ..... WB7

The weighting factor, W, is calculated by substituting in the equation above for W, the weighted values for all the WB inputs that are at logic high. The weighted values for the WB inputs are shown in Table 3. Each WB input has an internal pull-down resistor of about 500k .

TABLE 3.	BIT WEIGHTS
BITS	VALUE
WB0	1
WB1	2
WB2	4
WB3	8
WB4	16
WB5	32
WB6	64
WB7	128

**VDD** (+V, Pin 3) Supply voltage positive terminal.

> The information included herein is believed to be accurate and reliable. LSI Computer Systems, Inc. assumes no responsibilities for inaccuracies, nor for any infringements of patent rights of others which may result from its use.

VDD VIN TA TSTG (Voltages DL VDD 3.0 10.0 18.0 3.0 10.0 18.0 3.0 10.0 18.0 3.0 10.0 18.0 3.0 10.0 18.0 3.0 10.0 18.0 3.0 10.0 18.0 3.0 10.0 18.0 3.0 10.0 18.0 3.0 10.0 18.0 3.0 10.0 18.0 10.0 10	Min 3.0 - - - - - - - - - - - - - - - - - - -	Vss - 0.3 -20 -65 -20°C Max 18.0 66 252 540 0.8 2.3 3.9 - - - - - - - - - - - - - - - - - - -	) to +85 5 to +150	+25°C         Max         18.0         55         210         450         0.75         2.2         3.8         - <th>V V °C °C °C ** Min 3.0 - - - - - - - - - - - - - - - - - - -</th> <th>85°C Max 18.0 44 168 360 0.7 2.1 3.7 - - - - - - - - - - - - - - - - - - -</th> <th>Unit           ν           μA           μA           ν</th> <th>Condition  - with the clock off a all inputs floating. </th>	V V °C °C °C ** Min 3.0 - - - - - - - - - - - - - - - - - - -	85°C Max 18.0 44 168 360 0.7 2.1 3.7 - - - - - - - - - - - - - - - - - - -	Unit           ν           μA           μA           ν	Condition  - with the clock off a all inputs floating.
TA TSTG (Voltages DL VDD 0 - 3.0 10.0 18.0 3.0 10.0 18.0 3.0 10.0 18.0 3.0 10.0 18.0 3.0 10.0 18.0 3.0 10.0 18.0 3.0 10.0 18.0 3.0 10.0 10.0 18.0 3.0 10.0 10.0 10.0 10.0 10.0 10.0 10.	Min 3.0 - - - - - - - - - - - - - - - - - - -	-20 -65 -20°C Max 18.0 66 252 540 0.8 2.3 3.9 - - - - - - - - - - - - - - - - - - -	) to +85 5 to +150 5 to +150 5 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7	+25°C         Max         18.0         55         210         450         0.75         2.2         3.8         - <th>°C °C °C Min 3.0 - - - - - - - - - - 2.0 5.9 11.0 0.7 2.2 3.9 - - - - - -</th> <th>85°C Max 18.0 44 168 360 0.7 2.1 3.7 - - - - - - - - - - - - -</th> <th>V           μA           μA           ν           V</th> <th>- with the clock off a all inputs floating. - -</th>	°C °C °C Min 3.0 - - - - - - - - - - 2.0 5.9 11.0 0.7 2.2 3.9 - - - - - -	85°C Max 18.0 44 168 360 0.7 2.1 3.7 - - - - - - - - - - - - -	V           μA           μA           ν           V	- with the clock off a all inputs floating. - -
Tstg (Voltages DL VDD 3.0 10.0 18.0 3.0 10.0 18.0 3.0 10.0 18.0 3.0 10.0 18.0 3.0 10.0 18.0 3.0 10.0 18.0 3.0 10.0 18.0 3.0 10.0 10.0 18.0 3.0 10.0 10.0 10.0 10.0 10.0 10.0 10.	Min 3.0 - - - - - - - - - - - - - - - - - - -	-65 -20°C Max 18.0 66 252 540 0.8 2.3 3.9 - - - - - 1.1 4.5 10.6 - - - - - - - - - - - - -	5 to +15( ) Min 3.0 - - - - - 2.1 6.0 10.5 0.7 2.2 3.9 - - - 1.9	+25°C Max 18.0 55 210 450 0.75 2.2 3.8 - - - - - - 1.1 4.5 10.6 -	°C Min 3.0 - - - 2.0 5.9 11.0 0.7 2.2 3.9 - - - - - - - - - - - - -	85°C Max 18.0 44 168 360 0.7 2.1 3.7 - - - - - - - - - - - - -	V           μA           μA           ν           V	- with the clock off a all inputs floating. - -
(Voltages)           OL         VDD           0         -           3.0         10.0           18.0         3.0           10.0         18.0           3.0         10.0           18.0         3.0           10.0         18.0           3.0         10.0           18.0         3.0           10.0         18.0           3.0         10.0           18.0         3.0           10.0         18.0           3.0         10.0           18.0         3.0           10.0         18.0	Min 3.0 - - - - - - - - - - - - - - - - - - -	eed to Vss -20°C Max 18.0 66 252 540 0.8 2.3 3.9 - - - - - 1.1 4.5 10.6 - -	Min       3.0       -       -       -       -       -       -       -       -       2.1       6.0       10.5       0.7       2.2       3.9       -       -       -       1.9	+25°C Max 18.0 55 210 450 0.75 2.2 3.8 - - - - - - 1.1 4.5 10.6 -	Min           3.0           -           3.9           -           -           -           -           -           -           -           -           -           -           -           -           -	85°C Max 18.0 44 168 360 0.7 2.1 3.7 - - - - - - - - - - - - -	V           μA           μA           ν           V	- with the clock off a all inputs floating. - -
DL VDD 3.0 10.0 18.0 10.0 10.0 10.0 18.0 10	Min 3.0 - - - - - - - - - - - - - - - - - - -	-20°C Max 18.0 66 252 540 0.8 2.3 3.9 - - - - - - - - - - - - - - - - - - -	Min 3.0 - - - - - - - - - - - - - - - - - - -	Max 18.0 55 210 450 0.75 2.2 3.8 - - - - - - 1.1 4.5 10.6 -	Min 3.0 - - - 2.0 5.9 11.0 0.7 2.2 3.9 - - - - - - - - - - - - -	Max           18.0           44           168           360           0.7           2.1           3.7           -	V           μA           μA           ν           V	- with the clock off a all inputs floating. - -
3.0           3.0           10.0           18.0           3.0           10.0           18.0           3.0           10.0           18.0           3.0           10.0           18.0           3.0           10.0           18.0           3.0           10.0           18.0           3.0           10.0           18.0           3.0           10.0           18.0           3.0           10.0	Min 3.0 - - - - - - - - - - - - - - - - - - -	Max 18.0 66 252 540 0.8 2.3 3.9 - - - - - - - - - - - - -	Min 3.0 - - - 2.1 6.0 10.5 0.7 2.2 3.9 - - - 1.9	Max 18.0 55 210 450 0.75 2.2 3.8 - - - - - - 1.1 4.5 10.6 -	Min 3.0 - - - 2.0 5.9 11.0 0.7 2.2 3.9 - - - - - - - - - - - - -	Max           18.0           44           168           360           0.7           2.1           3.7           -	V           μA           μA           ν           V	- with the clock off a all inputs floating. - -
3.0 10.0 18.0 3.0 10.0 18.0 3.0 10.0 18.0 3.0 10.0 18.0 3.0 10.0 18.0 3.0 10.0 18.0 3.0 10.0 18.0 3.0 10.0 10.0 10.0 10.0 10.0 10.0 10.	3.0 - - - - - - - - - - - - -	18.0 66 252 540 0.8 2.3 3.9 - - - - - - - - - - - - - - - - - - -	3.0 - - - - 2.1 6.0 10.5 0.7 2.2 3.9 - - - - - - - - - - - - -	18.0 55 210 450 0.75 2.2 3.8 - - - - - - - 1.1 4.5 10.6 -	3.0 - - - - - - - - - - - - -	18.0         44         168         360         0.7         2.1         3.7         -	μΑ μΑ μΑ ν ν ν ν ν ν ν ν ν ν ν ν ν ν ν ν	with the clock off a all inputs floating. - -
3.0 10.0 18.0 3.0 10.0 18.0 3.0 10.0 18.0 3.0 10.0 18.0 3.0 10.0 18.0 3.0 10.0 18.0 3.0 10.0 18.0 3.0 10.0 10.0 10.0 10.0 10.0 10.0 10.	- - - - - - - - - - - - - - - - - - -	66 252 540 0.8 2.3 3.9 - - - - - - - - - - - - - 1.1 4.5 10.6 - - -	- - - - - - - - - - - - - - - - - - -	55 210 450 0.75 2.2 3.8 - - - - - - - 1.1 4.5 10.6 -	- - - - - - - - - - - - - - - - - - -	44 168 360 0.7 2.1 3.7 - - - - - - - - - - - - -	μΑ μΑ μΑ ν ν ν ν ν ν ν ν ν ν ν ν ν ν ν ν	with the clock off a all inputs floating. - -
10.0 18.0 3.0 10.0 18.0 3.0 10.0 18.0 3.0 10.0 18.0 3.0 10.0 18.0 3.0 10.0 18.0 3.0 10.0 18.0 3.0 10.0		252 540 0.8 2.3 3.9 - - - - - - - - - - - - - - 1.1 4.5 10.6 - - -	- - - 2.1 6.0 10.5 0.7 2.2 3.9 - - - 1.9	210 450 0.75 2.2 3.8 - - - - - - - 1.1 4.5 10.6 -	- - - 2.0 5.9 11.0 0.7 2.2 3.9 - - -	168 360 0.7 2.1 3.7 - - - - - - - - - - - - - - - - 1.1 4.5 10.6	μΑ μΑ V V V V V V V V V V V V V V V V V	all inputs floating
18.0 3.0 10.0 18.0 3.0 10.0 18.0 3.0 10.0 18.0 3.0 10.0 18.0 3.0 10.0 18.0 3.0 10.0	- - - - - - - - - - - - - - - - - - -	540 0.8 2.3 3.9 - - - - - - - - - - - - - - 1.1 4.5 10.6 - - - - - - - - - - - - - - - - - - -	- - - 2.1 6.0 10.5 0.7 2.2 3.9 - - - - 1.9	450 0.75 2.2 3.8 - - - - - 1.1 4.5 10.6 -	- 2.0 5.9 11.0 0.7 2.2 3.9 - - -	360 0.7 2.1 3.7 - - - - - 1.1 4.5 10.6	μA V V V V V V V V V V V V V	all inputs floating
3.0 10.0 18.0 3.0 10.0 18.0 3.0 10.0 18.0 3.0 10.0 18.0 3.0 10.0 18.0 3.0 10.0	- - - - - - - - - - - - - - - - - - -	0.8 2.3 3.9 - - - - - - - - - - - - - - - - - - -	- - - - - - - - - - - - - - - - - - -	0.75 2.2 3.8 - - - - - 1.1 4.5 10.6	- 2.0 5.9 11.0 0.7 2.2 3.9 - - -	0.7 2.1 3.7 - - - - 1.1 4.5 10.6		-
- 10.0 18.0 3.0 10.0 18.0 3.0 10.0 18.0 3.0 10.0 18.0 3.0 10.0 18.0 3.0 10.0 18.0 3.0 10.0 18.0 10.0 18.0 10.0	2.2 6.1 9.7 0.7 2.2 3.9 - - - 1.9 6.5	2.3 3.9 - - - - - - - - - - - - - - - - - - -	- 2.1 6.0 10.5 0.7 2.2 3.9 - - - 1.9	2.2 3.8 - - - - - 1.1 4.5 10.6 -	- 2.0 5.9 11.0 0.7 2.2 3.9 - - - -	2.1 3.7 - - - - 1.1 4.5 10.6	V V V V V V V V V V V V V V V	-
- 10.0 18.0 3.0 10.0 18.0 3.0 10.0 18.0 3.0 10.0 18.0 3.0 10.0 18.0 3.0 10.0 18.0 3.0 10.0 18.0 10.0 18.0 10.0	2.2 6.1 9.7 0.7 2.2 3.9 - - - 1.9 6.5	2.3 3.9 - - - - - - - - - - - - - - - - - - -	- 2.1 6.0 10.5 0.7 2.2 3.9 - - - 1.9	2.2 3.8 - - - - - 1.1 4.5 10.6 -	- 2.0 5.9 11.0 0.7 2.2 3.9 - - - -	2.1 3.7 - - - - 1.1 4.5 10.6	V V V V V V V V V V V V V V V	-
18.0           3.0           10.0           18.0           3.0           10.0           18.0           3.0           10.0           18.0           3.0           10.0           18.0           3.0           10.0           18.0           3.0           10.0           18.0           3.0           10.0	- 2.2 6.1 9.7 0.7 2.2 3.9 - - - - - - - - - - - - - - - - - - -	3.9 - - - - - - - - - - - - - - - - - - -	2.1 6.0 10.5 0.7 2.2 3.9 - - - 1.9	3.8 - - - - - 1.1 4.5 10.6 -	2.0 5.9 11.0 0.7 2.2 3.9 - - -	3.7 - - - - 1.1 4.5 10.6	V V V V V V V V V V V V V	-
3.0 10.0 18.0 3.0 10.0 18.0 3.0 10.0 18.0 3.0 10.0 18.0 3.0 10.0	6.1 9.7 0.7 2.2 3.9 - - - - - - - - - - - - - - - - - - -	- - - 1.1 4.5 10.6 -	2.1 6.0 10.5 0.7 2.2 3.9 - - - 1.9	- - - 1.1 4.5 10.6	2.0 5.9 11.0 0.7 2.2 3.9 - - - -	- - - - 1.1 4.5 10.6	V V V V V V V V V V	-
10.0 18.0 3.0 10.0 18.0 3.0 10.0 18.0 3.0 10.0 18.0 3.0 10.0	6.1 9.7 0.7 2.2 3.9 - - - - - - - - - - - - - - - - - - -	- - - 1.1 4.5 10.6 -	6.0 10.5 0.7 2.2 3.9 - - - 1.9	- - - 1.1 4.5 10.6	5.9 11.0 0.7 2.2 3.9 - - -	- - - 1.1 4.5 10.6	V V V V V V V V	-
18.0 3.0 10.0 18.0 3.0 10.0 18.0 3.0 10.0	9.7 0.7 2.2 3.9 - - - 1.9 6.5	- - - 1.1 4.5 10.6 - -	10.5 0.7 2.2 3.9 - - - 1.9	- - - 1.1 4.5 10.6	11.0 0.7 2.2 3.9 - - -	- - 1.1 4.5 10.6	V V V V V V V	-
3.0 10.0 18.0 3.0 10.0 18.0 3.0 10.0	0.7 2.2 3.9 - - - 1.9 6.5	- - 1.1 4.5 10.6 -	0.7 2.2 3.9 - - - 1.9	- - 1.1 4.5 10.6 -	0.7 2.2 3.9 - -	- - 1.1 4.5 10.6	V V V V V V	-
10.0 18.0 3.0 10.0 18.0 3.0 10.0	2.2 3.9 - - - 1.9 6.5	- 1.1 4.5 10.6 - -	2.2 3.9 - - - 1.9	- 1.1 4.5 10.6 -	2.2 3.9 - - -	- 1.1 4.5 10.6	V V V V V	-
18.0 3.0 10.0 18.0 3.0 10.0	3.9 - - - 1.9 6.5	4.5 10.6 - -	3.9 - - - 1.9	4.5 10.6 -	3.9 - - -	4.5 10.6	V V V V	-
3.0 10.0 18.0 3.0 10.0	- - - 1.9 6.5	4.5 10.6 - -	- - - 1.9	4.5 10.6 -		4.5 10.6	V V V	-
10.0 18.0 3.0 10.0	- 1.9 6.5	4.5 10.6 - -	- 1.9	4.5 10.6 -	-	4.5 10.6	V	-
18.0 3.0 10.0	- 1.9 6.5	10.6 - -	1.9	10.6		10.6	V	
3.0 10.0	6.5	-		-	1.9			
10.0	6.5							
18.0	122			-	6.5	-	V	-
	10.0	-	13.3	-	13.3	-	V	
3.0	-	3.2	-	2.5	-	1.9	μA	
10.0		31	-	24	-	18	μA	Input at Vss
18.0	-	84	-	65	-	49	μA	
3.0	-	9.8	-	7.5	-	5.8	μΑ	
10.0		31	-	24	-	18.2	μΑ	Input at VDD
18.0	-	85	-	65	-	49	μΑ	
3.0	-	6.0	-	5.0	-	4.0	μΑ	
		59	-	48	-	38	μΑ	
								Input at VDD
	-				-			
	-		-		-			Input at Vss
								Input at VDD
10.0		101		107		02		
3.0	13.2	-	10.1	-	7	-	mA	
		-		-		-		Vo = +0.5V
		-		-		-		
3.0	4.1	-		-	2.1	-	mA	
		-	5.5	-	4.1	-	mA	Vo = VDD - 0.5V
18.0		-	6.3	-	4.6	-	mA	
-	0	-	0	-	0	-	mA	In all conditions
	<u>н -</u> <u>-</u> <u>-</u> <u>-</u> <u>-</u> <u>-</u> <u>-</u> <u>-</u> <u>-</u> <u>-</u> <u></u>	18.0         -           H         -         -           3.0         -           10.0         -           18.0         -           3.0         13.2           NK         10.0         26           18.0         30.7           3.0         4.1           RC         10.0         7.2           18.0         8.2	18.0       -       157         H       -       -       100         -       -       100         3.0       -       33         1       10.0       -       128         18.0       -       131         3.0       13.2       -         NK       10.0       26       -         18.0       30.7       -         3.0       4.1       -         RC       10.0       7.2       -         18.0       8.2       -	18.0     -     157     -       H     -     -     100     -       3.0     -     33     -       10.0     -     128     -       18.0     -     131     -       18.0     -     131     -       3.0     13.2     -     10.1       NK     10.0     26     -     19.7       18.0     30.7     -     23.6       3.0     4.1     -     3.2       RC     10.0     7.2     -     5.5       18.0     8.2     -     6.3	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$

7215-062409-3



7215-062309-4









EXAMPLES OF C	ASE I and CASE 2 FREQUENCY DIVISIONS WITH W = 2
	fi
fo Case 1, Mode = DO;	÷4
fo Case 2, Mode = DD;	÷6
	FIGURE 11. PROGRAMMABLE FREQUENCY DIVIDER
5 00100C 0	