

October 2001 Revised May 2005

74ALVC16240

Low Voltage 16-Bit Inverting Buffer/Line Driver with 3.6V Tolerant Inputs and Outputs

General Description

The ALVC16240 contains sixteen inverting buffers with 3-STATE outputs to be employed as a memory and address driver, clock driver, or bus oriented transmitter/receiver. The device is nibble (4-bit) controlled. Each nibble has separate 3-STATE control inputs which can be shorted together for full 16-bit operation.

The 74ALVC16240 is designed for low voltage (1.65V to 3.6V) $\rm V_{CC}$ applications with I/O capability up to 3.6V.

The 74ALVC16240 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining low CMOS power dissipation.

Features

- 1.65V to 3.6V V_{CC} supply operation
- 3.6V tolerant inputs and outputs
- too

3.0 ns max for 3.0V to 3.6V $\rm V_{CC}$ 3.5 ns max for 2.3V to 2.7V $\rm V_{CC}$ 6.0 ns max for 1.65V to 1.95V $\rm V_{CC}$

- Power-off high impedance inputs and outputs
- Supports live insertion and withdrawal (Note 1)
- Uses patented noise/EMI reduction circuitry
- Latchup conforms to JEDEC JED78
- ESD performance:

Human body model > 2000V Machine model > 200V


Note 1: $\overline{\text{To}}$ ensure the high-impedance state during power up or power down, OE should be tied to V_{CC} through a pull-up resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver

Ordering Code:

| 1 | | | |
|---|---------------------|----------------|---|
| | Order Number | Package Number | Package Descriptions |
| ١ | 74ALVC16240MTD | MTD48 | 48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide |
| | 74ALV C 16240IVI 1D | WHD48 | [46-Lead Thin Shrink Small Outline Package (1550P), JEDEC MO-153, 6. Imm Wide |

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Logic Symbol



Pin Descriptions

| Pin Names | Description |
|--------------------------------------|----------------------------------|
| ŌĒn | Output Enable Input (Active LOW) |
| I ₀ –I ₁₅ | Inputs |
| $\overline{O}_0 - \overline{O}_{15}$ | Outputs |

Connection Diagram



Truth Tables

| Inp | Outputs | |
|-----------------|--------------------------------|-----------------------------------|
| OE ₁ | I ₀ –I ₃ | $\overline{O}_0 - \overline{O}_3$ |
| L | L | Н |
| L | Н | L |
| Н | Χ | Z |

| Inp | Outputs | |
|-----------------|--------------------------------|-----------------------------------|
| OE ₂ | I ₄ –I ₇ | $\overline{O}_4 - \overline{O}_7$ |
| L | L | Н |
| L | Н | L |
| Н | Χ | Z |

| Inp | Outputs | |
|-----------------|---------------------------------|---------------------------------|
| OE ₃ | I ₈ –I ₁₁ | 0 ₈ -0 ₁₁ |
| L | L | Н |
| L | Н | L |
| Н | Χ | Z |


| Inp | Outputs | | | |
|-----------------|--|---|--|--|
| OE ₄ | OE ₄ I ₁₂ -I ₁₅ | | | |
| L | L | Н | | |
| L | Н | L | | |
| Н | X | Z | | |

H = HIGH Voltage Level

Functional Description

The 74ALVC16240 contains sixteen inverting buffers with 3-STATE outputs. The device is nibble (4 bits) controlled with each nibble functioning identically, but independent of each other. The control pins may be shorted together to obtain full 16-bit operation. The 3-STATE outputs are controlled by an Output Enable (\overline{OE}_n) input. When \overline{OE}_n is LOW, the outputs are in the 2-state mode. When \overline{OE}_n is HIGH, the standard outputs are in the high impedance mode but this does not interfere with entering new data into the inputs.

Logic Diagram



L = LOW Voltage Level
X = Immaterial (HIGH or LOW, inputs may not float)
Z = High Impedance

Absolute Maximum Ratings(Note 2)

 $\label{eq:supply Voltage VCC} Supply Voltage (V_{CC}) & -0.5V to +4.6V \\ DC Input Voltage (V_{I}) & -0.5V to 4.6V \\ \end{array}$

Output Voltage (V_O) (Note 3) -0.5 V to V_{CC} +0.5V

DC Input Diode Current (I_{IK})

 $V_I < 0V$ –50 mA

DC Output Diode Current (I_{OK})

 $V_O < 0V$ –50 mA

DC Output Source/Sink Current

(I_{OH}/I_{OL}) ±50 mA

DC V_{CC} or GND Current per

Supply Pin (I_{CC} or GND) $\pm 100 \text{ mA}$

Storage Temperature Range (T_{STG}) -65°C to +150°C

Recommended Operating Conditions (Note 4)

Power Supply

Operating 1.65V to 3.6V

 $\begin{array}{ll} \text{Input Voltage (V_I)} & \text{OV to V}_{\text{CC}} \\ \text{Output Voltage (V}_{\text{O}}) & \text{OV to V}_{\text{CC}} \\ \end{array}$

Free Air Operating Temperature (T_A) -40°C to +85°C

Minimum Input Edge Rate (Δt/ΔV)

 $V_{IN} = 0.8V \text{ to } 2.0V, V_{CC} = 3.0V$ 10 ns/V

Note 2: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the Absolute Maximum Ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 3: I_O Absolute Maximum Rating must be observed.

Note 4: Floating or unused inputs must be held HIGH or LOW.

DC Electrical Characteristics

| Symbol | Parameter | Conditions | V _{CC} | Min | Max | Units |
|------------------|---------------------------------------|----------------------------------|-----------------|------------------------|------------------------|-------|
| | | | (V) | | | |
| V _{IH} | HIGH Level Input Voltage | | 1.65 -1.95 | 0.65 x V _{CC} | | |
| | | | 2.3 - 2.7 | 1.7 | | V |
| | | | 2.7 - 3.6 | 2.0 | | |
| V _{IL} | LOW Level Input Voltage | | 1.65 -1.95 | | 0.35 x V _{CC} | |
| | | | 2.3 - 2.7 | | 0.7 | V |
| | | | 2.7 - 3.6 | | 0.8 | |
| V _{OH} | HIGH Level Output Voltage | I _{OH} = -100 μA | 1.65 - 3.6 | V _{CC} - 0.2 | | |
| | | I _{OH} = -4 mA | 1.65 | 1.2 | | |
| | | $I_{OH} = -6 \text{ mA}$ | 2.3 | 2 | | |
| | | $I_{OH} = -12 \text{ mA}$ | 2.3 | 1.7 | | V |
| | | | 2.7 | 2.2 | | |
| | | | 3.0 | 2.4 | | |
| | | $I_{OH} = -24 \text{ mA}$ | 3.0 | 2 | | |
| V _{OL} | LOW Level Output Voltage | I _{OL} = 100 μA | 1.65 - 3.6 | | 0.2 | |
| | | I _{OL} = 4 mA | 1.65 | | 0.45 | |
| | | I _{OL} = 6 mA | 2.3 | | 0.4 | V |
| | | I _{OL} = 12mA | 2.3 | | 0.7 | V |
| | | | 2.7 | | 0.4 | |
| | | I _{OL} = 24 mA | 3 | | 0.55 | |
| l _l | Input Leakage Current | $0 \leq V_I \leq 3.6V$ | 3.6 | | ±5.0 | μΑ |
| I _{OZ} | 3-STATE Output Leakage | $0 \le V_O \le 3.6V$ | 3.6 | | ±10 | μА |
| I _{CC} | Quiescent Supply Current | $V_I = V_{CC}$ or GND, $I_O = 0$ | 3.6 | | 40 | μА |
| Δl _{CC} | Increase in I _{CC} per Input | $V_{IH} = V_{CC} - 0.6V$ | 3 -3.6 | | 750 | μА |

AC Electrical Characteristics

| | | T 4000 1 0500 B 5000 | | | | | | | | |
|-------------------------------------|---------------------|---|-----|------------------------|------------------------|--------------------------|-----|---------------------------|-----|------|
| | Parameter | T _A = -40° C to $+85^{\circ}$ C, R _L = 500Ω | | | | | | | | |
| Symbol | | C _L = 50 pF | | | C _L = 30 pF | | | Units | | |
| Cymbol | | V $_{CC}$ = 3.3V \pm 0.3V | | V _{CC} = 2.7V | | $V_{CC} = 2.5V \pm 0.2V$ | | $V_{CC} = 1.8V \pm 0.15V$ | | Omis |
| | | Min | Max | Min | Max | Min | Max | Min | Max | |
| t _{PHL} , t _{PLH} | Propagation Delay | 1.3 | 3.0 | 1.5 | 3.5 | 1.0 | 3.0 | 1.5 | 6.0 | 200 |
| | Bus to Bus | 1.3 | 3.0 | 1.5 | 3.5 | 1.0 | 3.0 | 1.5 | 0.0 | ns |
| t_{PZL}, t_{PZH} | Output Enable Time | 1.3 | 4.0 | 1.5 | 4.6 | 1.0 | 4.1 | 1.5 | 8.2 | ns |
| t _{PLZ} , t _{PHZ} | Output Disable Time | 1.3 | 4.0 | 1.5 | 4.3 | 1.0 | 3.8 | 1.5 | 7.6 | ns |

Capacitance

| Symbol | Parameter | | Conditions | T _A = | Units | |
|------------------|---|--|------------------------------------|-------------------------|---------|--------|
| Oyillboi | | | Conditions | v _{cc} | Typical | Oilles |
| C _{IN} | Input Capacitance | | $V_I = 0V$ or V_{CC} | 3.3 | 6 | pF |
| C _{OUT} | Output Capacitance | | $V_I = 0V$ or V_{CC} | 3.3 | 7 | pF |
| C _{PD} | Power Dissipation Capacitance Outputs Enabled | | f = 10 MHz, C _L = 50 pF | 3.3 | 20 | pF |
| | | | | 2.5 | 20 | ρı |

AC Loading and Waveforms




TABLE 1. Values for Figure 1

| TEST | SWITCH |
|-------------------------------------|----------------|
| t _{PLH} , t _{PHL} | Open |
| t_{PZL}, t_{PLZ} | V _L |
| t _{PZH} , t _{PHZ} | GND |

FIGURE 1. AC Test Circuit

TABLE 2. Variable Matrix (Input Characteristics: f = 1MHz; $t_r=t_f=2$ ns; $Z_0=50\Omega)$

| Symbol | V _{CC} | | | | | | |
|-----------------|------------------------|------------------------|-------------------------|-------------------------|--|--|--|
| Symbol | 3.3V ± 0.3V | 2.7V | 2.5V ± 0.2V | 1.8V ± 0.15V | | | |
| V _{mi} | 1.5V | 1.5V | V _{CC} /2 | V _{CC} /2 | | | |
| V _{mo} | 1.5V | 1.5V | V _{CC} /2 | V _{CC} /2 | | | |
| V _X | V _{OL} + 0.3V | V _{OL} + 0.3V | V _{OL} + 0.15V | V _{OL} + 0.15V | | | |
| V _Y | V _{OH} – 0.3V | V _{OH} – 0.3V | V _{OH} – 0.15V | V _{OH} – 0.15V | | | |
| V_L | 6V | 6V | V _{CC} *2 | V _{CC} *2 | | | |




FIGURE 2. Waveform for Inverting and Non-Inverting Functions




FIGURE 3. 3-STATE Output High Enable and Disable Times for Low Voltage Logic




FIGURE 4. 3-STATE Output Low Enable and Disable Times for Low Voltage Logic

Physical Dimensions inches (millimeters) unless otherwise noted 12 50±0 10 0.40 TYF -B-9.20 8 B.10 4.05 O.2 C B A ALL LEAD TIPS PIN #1 IDENT 0.50 LAND PATTERN RECOMMENDATION O.1 C ALL LEAD TIPS SEE DETAIL A 0.90+0.15 0.09-0.20 0.10±0.05 0.50 0 17-0 27 ♦ 0.13\@ A B\S C\S 12.00' TOP & BOTTOM R0.16 DIMENSIONS ARE IN MILLIMETERS CAGE PLANE 0.25 NOTES A. CONFORMS TO JEDEC REGISTRATION MO-153, VARIATION ED, DATE 4/97. B. DIMENSIONS ARE IN MILLIMETERS. SEATING PLANE 0.60±0.10 C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS. D. DIMENSIONS AND TOLERANCES PER ANSI Y14.5M, 1982. DETAIL A MTD48REVC

48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide Package Number MTD48

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com