
# Power MOSFET, 85 A, 24 V, **N-Channel DPAK/IPAK**

## ON Semiconductor®

### http://onsemi.com

V <sub>(BR)DSS</sub>	R <sub>DS(ON)</sub> MAX	I <sub>D</sub> MAX
24 V	5.2 mΩ @ 10 V	85 A

#### **N-Channel**






**DPAK** CASE 369AA STYLE2



DPAK-3 CASE 369D STYLE 2

#### MARKING DIAGRAM & PIN ASSIGNMENTS



#### **ORDERING INFORMATION**

See detailed ordering and shipping information in the package dimensions section on page 3 of this data sheet.

#### **Features**

- Planar HD3e Process for Fast Switching Performance
- Low R<sub>DS(on)</sub> to Minimize Conduction Losses
- Low Capacitance to Minimize Driver Losses
- Low Gate Charge to Minimize Switching Losses
- Pb-Free Packages are Available

#### **Applications**

- CPU Power Delivery
- DC-DC Converters
- Low Side Switching

**MAXIMUM RATINGS** (T<sub>.1</sub> = 25°C unless otherwise stated)

Para	Symbol	Value	Unit		
Drain-to-Source Vo	V <sub>DSS</sub>	24	V		
Gate-to-Source Vol	tage		$V_{GS}$	±20	V
Continuous Drain Current R <sub>θJA</sub>		T <sub>A</sub> = 25°C	I <sub>D</sub>	17	Α
(Note 1)		$T_A = 85^{\circ}C$		12	
Power Dissipation R <sub>θJA</sub> (Note 1)		T <sub>A</sub> = 25°C	P <sub>D</sub>	2.4	W
Continuous Drain Current R <sub>0.IA</sub>		T <sub>A</sub> = 25°C	Ι <sub>D</sub>	12	Α
(Note 2)	Steady	T <sub>A</sub> = 85°C		8.8	
Power Dissipation R <sub>θJA</sub> (Note 2)	State	T <sub>A</sub> = 25°C	P <sub>D</sub>	1.25	W
Continuous Drain		T <sub>C</sub> = 25°C	Ι <sub>D</sub>	85	Α
Current R <sub>θJC</sub> (Note 1)		T <sub>C</sub> = 85°C		58	
Power Dissipation R <sub>θJC</sub> (Note 1)		T <sub>C</sub> = 25°C	P <sub>D</sub>	78.1	W
Pulsed Drain Current	T <sub>A</sub> = 25°	$C, t_p = 10 \mu s$	I <sub>DM</sub>	192	Α
Current Limited by P	ackage	$T_A = 25^{\circ}C$	I <sub>DmaxPkg</sub>	45	Α
Operating Junction a Temperature	Operating Junction and Storage Temperature				
Source Current (Boo	IS	78	Α		
Drain to Source dV/d	dV/dt	6	V/ns		
Single Pulse Drain–t Energy $T_J = 25$ °C, $V_L = 13 A_{pk}$ , $L = 1.0 n$	EAS	85	mJ		
Lead Temperature for (1/8" from case for 1		Purposes	TL	260	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

1. Surface–mounted on FR4 board using 1 sq–in pad, 1 oz Cu.

- 2. Surface-mounted on FR4 board using the minimum recommended pad size.

### THERMAL RESISTANCE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Junction-to-Case (Drain)	$R_{ heta JC}$	1.6	°C/W
Junction-to-TAB (Drain)	$R_{ heta JC-TAB}$	3.5	
Junction-to-Ambient - Steady State (Note 1)	$R_{ hetaJA}$	52	
Junction-to-Ambient - Steady State (Note 2)	$R_{ hetaJA}$	100	

- Surface-mounted on FR4 board using 1 sq-in pad, 1 oz Cu.
   Surface-mounted on FR4 board using the minimum recommended pad size.

## **ELECTRICAL CHARACTERISTICS** (T<sub>.1</sub> = 25°C unless otherwise specified)

Parameter	Symbol	Test Condition		Min	Тур	Max	Unit
OFF CHARACTERISTICS	•				•	·	II.
Drain-to-Source Breakdown Voltage	V <sub>(BR)DSS</sub>	$V_{GS} = 0 \text{ V, } I_D = 250  \mu\text{A}$		24	28		V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V <sub>(BR)DSS</sub> / T <sub>J</sub>				20.5		mV/°C
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	$V_{GS} = 0 V$	$V_{GS} = 0 \text{ V}, \qquad T_{J} = 25 ^{\circ}\text{C}$			1.5	
		V <sub>DS</sub> = 24 V	T <sub>J</sub> = 125°C			10	μΑ
Gate-to-Source Leakage Current	I <sub>GSS</sub>	$V_{DS} = 0 \text{ V}, V_{GS}$	s = ±20 V			±100	nA
ON CHARACTERISTICS (Note 3)							
Gate Threshold Voltage	V <sub>GS(TH)</sub>	$V_{GS} = V_{DS}, I_{D}$	= 250 μΑ	1.0	1.5	2.0	V
Negative Threshold Temperature Coefficient	V <sub>GS(TH)</sub> /T <sub>J</sub>				4		mV/°C
Drain-to-Source on Resistance	R <sub>DS(ON)</sub>	V <sub>GS</sub> = 10 V	I <sub>D</sub> = 20 A		4.8	5.2	0
		V <sub>GS</sub> = 4.5 V	I <sub>D</sub> = 20 A		6.5		mΩ
Forward Transconductance	9 <sub>FS</sub>	V <sub>DS</sub> = 10 V, I <sub>I</sub>	<sub>D</sub> = 15 A		38		S
CHARGES AND CAPACITANCES							
Input Capacitance	C <sub>ISS</sub>				2050		
Output Capacitance	C <sub>OSS</sub>	V <sub>GS</sub> = 0 V, f = 1.0 M	Hz, V <sub>DS</sub> = 20 V		871		pF
Reverse Transfer Capacitance	C <sub>RSS</sub>				359		
Total Gate Charge	Q <sub>G(TOT)</sub>				17.7		
Threshold Gate Charge	Q <sub>G(TH)</sub>	V 50VV	40.1/-1 40.4		1.6		nC
Gate-to-Source Charge	Q <sub>GS</sub>	$V_{GS} = 5.0 \text{ V}, V_{DS} =$	10 V; I <sub>D</sub> = 10 A		2.6		
Gate-to-Drain Charge	$Q_{GD}$				7.1		
Total Gate Charge	Q <sub>G(TOT)</sub>	V <sub>GS</sub> = 10 V, V <sub>DS</sub> = 10 V; I <sub>D</sub> = 10 A			35.1		nC
SWITCHING CHARACTERISTICS (Note	4)						
Turn-On Delay Time	t <sub>d(ON)</sub>				6.3		
Rise Time	t <sub>r</sub>	V <sub>GS</sub> = 10 V, V <sub>D</sub>	s = 10 V,		77		1
Turn-Off Delay Time	t <sub>d(OFF)</sub>	$V_{GS} = 10 \text{ V}, V_{D}$ $I_{D} = 30 \text{ A}, R_{G}$	= 3.0 Ω		25		ns
Fall Time	t <sub>f</sub>				12		1

Pulse Test: pulse width ≤ 300 μs, duty cycle ≤ 2%.
 Switching characteristics are independent of operating junction temperatures.

# **ELECTRICAL CHARACTERISTICS** ( $T_J = 25^{\circ}C$ unless otherwise specified)


Parameter	Symbol	Test Condition		Min	Тур	Max	Unit
DRAIN-SOURCE DIODE CHARACT	ERISTICS						•
Forward Diode Voltage	$V_{SD}$	$V_{GS} = 0 V$	T <sub>J</sub> = 25°C		0.81	1.0	
		$V_{GS} = 0 \text{ V},$ $I_{S} = 30 \text{ A}$ $T_{J}$	T <sub>J</sub> = 125°C		0.65		V
Reverse Recovery Time	t <sub>RR</sub>	V <sub>GS</sub> = 0 V, dIS/dt = 100 A/μs, I <sub>S</sub> = 20 A			37.5		ns
Charge Time	t <sub>a</sub>				16.8		
Discharge Time	t <sub>b</sub>				20.7		
Reverse Recovery Charge	$Q_{RR}$				27		nC
PACKAGE PARASITIC VALUES							
Source Inductance	L <sub>S</sub>				2.49		nΗ
Drain Inductance, DPAK	L <sub>D</sub>				0.0164		
Drain Inductance, IPAK*	L <sub>D</sub>	T <sub>A</sub> = 25°C			1.88		
Gate Inductance	L <sub>G</sub>				3.46		
Gate Resistance	R <sub>G</sub>				1.2		Ω

<sup>\*</sup>Assume standoff of 110 mils.

## **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
NTD85N02R	DPAK	
NTD85N02RG	DPAK (Pb-Free)	75 Units / Rail
NTD85N02R-001	IPAK	
NTD85N02R-1G	IPAK (Pb-Free)	800 / Tape & Reel
NTD85N02RT4	DPAK	
NTD85N02RT4G	DPAK (Pb-Free)	2500 / Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.



 $I_D$ , DRAIN CURRENT (AMPS) Figure 3. On-Resistance versus Drain Current and Temperature

40

 $T_J = 125^{\circ}C$ 

 $T_J = 25^{\circ}C$  $T_{.1} = -55^{\circ}C$ 

80

120

I<sub>D</sub>, DRAIN CURRENT (AMPS) Figure 4. On-Resistance versus Drain Current and Temperature

 $T_J = 25^{\circ}C$ 

 $T_J = -55^{\circ}C$ 

80

120

160

40





Figure 5. On-Resistance Variation with **Temperature** 

Figure 6. Drain-to-Source Leakage Current versus Voltage

#### **POWER MOSFET SWITCHING**




Q<sub>T</sub> V<sub>GS</sub> V<sub>GS</sub> V<sub>GS</sub> V<sub>GS</sub> Q<sub>S</sub> TOTAL GATE CHARGE (nC)

GATE-TO-SOURCE OR DRAIN-TO-SOURCE VOLTAGE (VOLTS)

Figure 7. Capacitance Variation

Figure 8. Gate-To-Source and Drain-To-Source Voltage versus Total Charge






Figure 9. Resistive Switching Time Variation versus Gate Resistance

Figure 10. Diode Forward Voltage versus Current




Figure 11. Maximum Rated Forward Biased Safe Operating Area




Figure 12. Thermal Response





Figure 13. Thermal Response

# **MECHANICAL CASE OUTLINE**





**DATE 15 DEC 2010** 



STYLE 2:

PIN 1. GATE

3

STYLE 6: PIN 1. MT1 2. MT2 3. GATE

2. DRAIN

4. DRAIN

MT2

SOURCE

STYLE 3: PIN 1. ANODE

2. CATHODE

4. CATHODE

3 ANODE

STYLE 7: PIN 1. GATE 2. COLLECTOR

3. EMITTER

COLLECTOR

STYLE 1: PIN 1. BASE

3

STYLE 5: PIN 1. GATE


2. ANODE 3. CATHODE

ANODE

2. COLLECTOR

**EMITTER** 

COLLECTOR



#### NOTES:

- DIMENSIONING AND TOLERANCING PER
  ANSI V14 5M 1992
- ANSI Y14.5M, 1982.
  2. CONTROLLING DIMENSION: INCH.

	INC	HES	MILLIN	IETERS
DIM	MIN	MAX	MIN	MAX
Α	0.235	0.245	5.97	6.35
В	0.250	0.265	6.35	6.73
С	0.086	0.094	2.19	2.38
D	0.027	0.035	0.69	0.88
E	0.018	0.023	0.46	0.58
F	0.037	0.045	0.94	1.14
G	0.090	BSC	2.29 BSC	
Н	0.034	0.040	0.87	1.01
J	0.018	0.023	0.46	0.58
K	0.350	0.380	8.89	9.65
R	0.180	0.215	4.45	5.45
S	0.025	0.040	0.63	1.01
٧	0.035	0.050	0.89	1.27
Z	0.155		3 93	

#### MARKING DIAGRAMS

STYLE 4:
PIN 1. CATHODE
2. ANODE
3. GATE
4. ANODE

Discrete

XXXXX

ALYWW

XXXXXXXX


X

xxxxxxxxx = Device Code
A = Assembly Location
IL = Wafer Lot
Y = Year
WW = Work Week


DOCUMENT NUMBER:	98AON10528D Electronic versions are uncontrolled except when accessed directly from the Document Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	IPAK (DPAK INSERTION MOUNT)		PAGE 1 OF 1	

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

**DATE 03 JUN 2010** 



**DETAIL A** ROTATED 90° CW




#### NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
- 2. CONTROLLING DIMENSION: INCHES.
  3. THERMAL PAD CONTOUR OPTIONAL WITHIN DI-MENSIONS b3, L3 and Z.
  4. DIMENSIONS D AND E DO NOT INCLUDE MOLD
- FLASH, PROTRUSIONS, OR BURRS. MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL NOT EXCEED 0.006 INCHES PER SIDE
- DIMENSIONS D AND E ARE DETERMINED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY.
- 6. DATUMS A AND B ARE DETERMINED AT DATUM PLANE H.

	INC	HES	MILLIN	IETERS
DIM	MIN	MAX	MIN	MAX
Α	0.086	0.094	2.18	2.38
A1	0.000	0.005	0.00	0.13
b	0.025	0.035	0.63	0.89
b2	0.030	0.045	0.76	1.14
b3	0.180	0.215	4.57	5.46
С	0.018	0.024	0.46	0.61
c2	0.018	0.024	0.46	0.61
D	0.235	0.245	5.97	6.22
Е	0.250	0.265	6.35	6.73
е	0.090	BSC	2.29 BSC	
Н	0.370	0.410	9.40	10.41
L	0.055	0.070	1.40	1.78
L1	0.108 REF		2.74	REF
L2	0.020 BSC		0.51	BSC
L3	0.035	0.050	0.89	1.27
L4		0.040		1.01
Z	0.155		3.93	

#### STYLE 4: PIN 1. CATHODE 2. ANODE 3. GATE STYLE 1: PIN 1. BASE STYLE 2: PIN 1. GATE STYLE 3: PIN 1. ANODE 2. COLLECTOR 3. EMITTER 2. CATHODE 3. ANODE 2. DRAIN 3. SOURCE 4. COLLECTOR 4. DRAIN CATHODE STYLE 5: STYLE 6: STYLE 7: PIN 1. GATE 2. ANODE 3. CATHODE PIN 1. GATE 2. COLLECTOR PIN 1. MT1 2. MT2 3. GATE 3. EMITTER 4. ANODE COLLECTOR


## **GENERIC** MARKING DIAGRAM\*



XXXXXX = Device Code Α = Assembly Location L = Wafer Lot ٧ = Year = Work Week WW = Pb-Free Package

\*This information is generic. Please refer to device data sheet for actual part marking.

#### **SOLDERING FOOTPRINT\***



\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

DOCUMENT NUMBER:	98AON13126D	Electronic versions are uncontrolled except when accessed directly from the Document Reportant Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	DPAK (SINGLE GAUGE)		PAGE 1 OF 1	

ON Semiconductor and un are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others

onsemi, ONSEMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems. or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales