

32-Channel Low-Charge-Injection High-Voltage Analog Switches

Features

- 32-Channel High-Voltage Analog Switch
- Integrated Bleed Resistors on the Outputs for HV2901
- CMOS Logic Circuitry for Low Power
- 3.3V or 5V CMOS Input Logic Level
- 2:1 Multiplexer/Demultiplexer
- 20 MHz Data Shift Clock Frequency
- 10 μ A Low-Quiescent Power Dissipation
- Low Parasitic Capacitance
- DC to 50 MHz Analog Signal Frequency
- -60 dB Typical Off-Isolation at 5 MHz
- Excellent Noise Immunity
- Cascadable Serial Data Register with Latches
- Flexible Operating Supply Voltages

Applications

- Medical Ultrasound Imaging
- Non-Destructive Testing Metal Flaw Detection
- Piezoelectric Transducer Drivers
- Inkjet Printer Heads
- Optical MEMS Modules


General Description

The HV2801 and HV2901 are 32-channel low-charge-injection high-voltage analog switch integrated circuits (ICs) intended for applications requiring high-voltage switching controlled by low-voltage control signals, such as medical ultrasound imaging, piezoelectric transducer drivers and printers. The HV2901 has integrated bleed resistors to eliminate voltage built up on capacitive loads such as piezoelectric transducers.

Input data is shifted into a 32-bit Shift register that can then be retained in a 32-bit latch. To reduce any possible clock feed-through noise, the latch enable (LE) should be left high until all bits are clocked in. Data are clocked in during the rising edge of the clock. These devices combine high-voltage bilateral DMOS switches and low-power CMOS logic to provide efficient control of high-voltage analog signals.


The HV2801 and HV2901 are suitable for various combinations of high-voltage supplies, e.g., V_{PP}/V_{NN} : +40V/-160V, +100V/-100V and +160V/-40V.

Package Type



HV2801/HV2901

Functional Block Diagram



1.0 ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings†

Logic Power Supply Voltage, V_{DD}	-0.5V to +6.5V
Differential Supply Voltage, $V_{PP}-V_{NN}$	220V
High-Voltage Positive Supply, V_{PP}	-0.5V to $V_{NN}+200V$
High-Voltage Negative Supply, V_{NN}	+0.5V to -200V
Logic Input Voltage	-0.5V to $V_{DD}+0.3V$
Analog Signal Range, V_{SIG}	V_{NN} to V_{PP}
Peak Analog Signal Current/Channel	3A
Storage Temperature, T_S	-65°C to 150°C
Power Dissipation:	
64-lead QFN	1.5W

† **Notice:** Stresses above those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at those or any other conditions above those indicated in the operational sections of this specification is not intended. Exposure to maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

Parameter	Sym.	Min.	Typ.	Max.	Unit	Conditions
Logic Power Supply Voltage	V_{DD}	3	—	5.5	V	Note 1 , Note 3
High-Voltage Positive Supply	V_{PP}	40	—	$V_{NN}+200$	V	Note 1 , Note 3
High-Voltage Negative Supply	V_{NN}	-160	—	-40	V	Note 1 , Note 3
High-Level Input Voltage	V_{IH}	$0.9 V_{DD}$	—	V_{DD}	V	
Low-Level Input Voltage	V_{IL}	0	—	$0.1 V_{DD}$	V	
Analog Signal Voltage Peak-to-Peak	V_{SIG}	$V_{NN}+10V$	—	$V_{PP}-10V$	V	Note 2

- Note 1:** Power-up/down sequence is arbitrary except GND must be powered up first and powered down last.
Note 2: V_{SIG} must be $V_{NN} \leq V_{SIG} \leq V_{PP}$ or floating during power-up/down transition.
Note 3: Rise and fall times of power supplies V_{DD} , V_{PP} and V_{NN} should not be less than 1 millisecond.

HV2801/HV2901

DC ELECTRICAL CHARACTERISTICS

Electrical Specifications: Unless otherwise specified, all values are over operating conditions.											
Parameter	Sym.	0°C		+25°C			+70°C		Unit	Conditions	
		Min.	Max.	Min.	Typ.	Max.	Min.	Max.			
Small Signal Switch On-Resistance	R _{ONS}	—	30	—	26	38	—	48	Ω	I _{SIG} = 5 mA	V _{PP} = +40V, V _{NN} = -160V
		—	25	—	22	27	—	32	Ω	I _{SIG} = 200 mA	V _{NN} = -160V
		—	25	—	22	27	—	30	Ω	I _{SIG} = 5 mA	V _{PP} = +100V, V _{NN} = -100V
		—	18	—	18	24	—	27	Ω	I _{SIG} = 200 mA	V _{NN} = -100V
		—	23	—	20	25	—	30	Ω	I _{SIG} = 5 mA	V _{PP} = +160V, V _{NN} = -40V
		—	22	—	16	25	—	27	Ω	I _{SIG} = 200 mA	V _{NN} = -40V
Small Signal Switch On-Resistance Matching	ΔR _{ONS}	—	20	—	5	20	—	20	%	I _{SIG} = 5 mA, V _{PP} = +100V, V _{NN} = -100V	
Large Signal Switch On-Resistance	R _{ONL}	—	—	—	15	—	—	—	Ω	V _{SIG} = V _{PP} -10V, I _{SIG} = 1A	
Output Bleed Resistor (For HV2901 only)	R _{INT}	—	—	20	35	50	—	—	kΩ	Output Switch to R _{GND} , I _{RINT} = 0.5 mA	
Switch-Off Leakage per Switch	I _{SOL}	—	5	—	1	10	—	15	μA	V _{SIG} = V _{PP} -10V, V _{NN} +10V (See Section 3.1, Test Circuits.)	
DC Offset Switch Off	V _{OS}	—	300	—	100	300	—	300	mV	R _{LOAD} = 100 kΩ (For HV2801), No load (For HV2901) (See Section 3.1, Test Circuits.)	
DC Offset Switch On		—	500	—	100	500	—	500	mV		
Quiescent V _{PP} Supply Current	I _{PPQ}	—	—	—	10	50	—	—	μA	All switches off	
Quiescent V _{NN} Supply Current	I _{NNQ}	—	—	—	-10	-50	—	—	μA		
Quiescent V _{PP} Supply Current	I _{PPQ}	—	—	—	10	50	—	—	μA	All switches on, I _{SW} = 5 mA	
Quiescent V _{NN} Supply Current	I _{NNQ}	—	—	—	-10	-50	—	—	μA		
Switch Output Peak Current	I _{SW}	—	3	—	3	2	—	2	A	V _{SIG} duty cycle < 0.1%	
Output Switching Frequency	f _{SW}	—	—	—	—	50	—	—	kHz	Duty cycle = 50%	
Average V _{PP} Supply Current	I _{PP}	—	16	—	—	20	—	22	mA	V _{PP} = +40V, V _{NN} = -160V	All output switches are turning ON and OFF at 50 kHz with no load
		—	14	—	—	14	—	14	mA	V _{PP} = +100V, V _{NN} = -100V	
		—	14	—	—	14	—	14	mA	V _{PP} = +160V, V _{NN} = -40V	
Average V _{NN} Supply Current	I _{NN}	—	16	—	—	20	—	22	mA	V _{PP} = +40V, V _{NN} = -160V	All output switches are turning ON and OFF at 50 kHz with no load
		—	14	—	—	14	—	14	mA	V _{PP} = +100V, V _{NN} = -100V	
		—	14	—	—	14	—	14	mA	V _{PP} = +160V, V _{NN} = -40V	

DC ELECTRICAL CHARACTERISTICS (CONTINUED)

Electrical Specifications: Unless otherwise specified, all values are over operating conditions.

Parameter	Sym.	0°C		+25°C			+70°C		Unit	Conditions
		Min.	Max.	Min.	Typ.	Max.	Min.	Max.		
Average V_{DD} Supply Current	I_{DD}	—	8	—	—	8	—	8	mA	$f_{CLK} = 5 \text{ MHz}$, $V_{DD} = 5V$
Quiescent V_{DD} Supply Current	I_{DDQ}	—	10	—	—	10	—	10	μA	All logic inputs are static.
Data Out Source Current	I_{SOR}	0.45	—	0.45	0.7	—	0.4	—	mA	$V_{OUT} = V_{DD} - 0.7V$
Data Out Sink Current	I_{SINK}	0.45	—	0.45	0.7	—	0.4	—	mA	$V_{OUT} = 0.7V$
Logic Input Capacitance	C_{IN}	—	10	—	—	10	—	10	pF	

AC ELECTRICAL CHARACTERISTICS

Electrical Specifications: Unless otherwise specified, all values are over operating conditions.
 $V_{DD} = 5V$, $t_r = t_f \leq 5 \text{ ns}$, 50% duty cycle and $C_{LOAD} = 20 \text{ pF}$.

Parameter	Sym.	0°C		+25°C			+70°C		Unit	Conditions
		Min.	Max.	Min.	Typ.	Max.	Min.	Max.		
Set-Up Time Before \overline{LE} Rises	t_{SD}	25	—	25	—	—	25	—	ns	
Time Width of \overline{LE}	t_{WLE}	56	—	—	56	—	56	—	ns	$V_{DD} = 3V$
		12	—	—	12	—	12	—	ns	$V_{DD} = 5V$
Clock Delay Time to Data Out	t_{DO}	8	40	8	19	40	8	40	ns	$V_{DD} = 3V$
		8	30	8	15	30	8	30	ns	$V_{DD} = 5V$
Time Width of CLR	t_{WCLR}	55	—	55	—	—	55	—	ns	
Set-Up Time Data to Clock	t_{SU}	21	—	21	—	—	21	—	ns	$V_{DD} = 3V$
		7	—	7	—	—	7	—	ns	$V_{DD} = 5V$
Hold Time Data from Clock	t_H	5	—	5	—	—	5	—	ns	$V_{DD} = 3V$
		7	—	7	—	—	7	—	ns	$V_{DD} = 5V$
Clock Frequency	f_{CLK}	—	8	—	—	8	—	8	MHz	$V_{DD} = 3V$
		—	20	—	—	20	—	20	MHz	$V_{DD} = 5V$
Clock Rise and Fall times	t_r, t_f	—	50	—	—	50	—	50	ns	
Turn-On Time	t_{ON}	—	5	—	—	5	—	5	μs	$V_{SIG} = V_{PP} - 10V$, $R_{LOAD} = 10 \text{ k}\Omega$ (See Section 3.1, Test Circuits.)
Turn-Off Time	t_{OFF}	—	5	—	—	5	—	5	μs	
Maximum V_{SIG} Slew Rate	dv/dt	—	20	—	—	20	—	20	V/ns	$V_{PP} = +40V$, $V_{NN} = -160V$
		—	20	—	—	20	—	20	V/ns	$V_{PP} = +100V$, $V_{NN} = -100V$
		—	20	—	—	20	—	20	V/ns	$V_{PP} = +160V$, $V_{NN} = -40V$

HV2801/HV2901

AC ELECTRICAL CHARACTERISTICS (CONTINUED)

Electrical Specifications: Unless otherwise specified, all values are over operating conditions. V _{DD} = 5V, t _r = t _f ≤ 5 ns, 50% duty cycle and C _{LOAD} = 20 pF.										
Parameter	Sym.	0°C		+25°C			+70°C		Unit	Conditions
		Min.	Max.	Min.	Typ.	Max.	Min.	Max.		
Off Isolation	K _O	-30	—	-30	-33	—	-30	—	dB	f = 5 MHz, 1 kΩ/15 pF load (See Section 3.1, Test Circuits.)
		-58	—	-58	-60	—	-58	—	dB	f = 5 MHz, 50Ω load (See Section 3.1, Test Circuits.)
Switch Crosstalk	K _{CR}	-60	—	-60	-70	—	-60	—	dB	f = 5 MHz, 50Ω load (See Section 3.1, Test Circuits.)
Output Switch Isolation Diode Current	I _{ID}	—	300	—	—	300	—	300	mA	300 ns pulse width, 2% duty cycle (See Section 3.1, Test Circuits.)
Off Capacitance SW to GND	C _{SG(OFF)}	—	14	—	9	14	—	14	pF	V _{SIG} = 0V, f = 1 MHz both SW OFF
Off Capacitance Y to GND		—	28	—	18	28	—	28	pF	
On Capacitance SW to GND	C _{SG(ON)}	—	33	—	23	33	—	33	pF	V _{SIG} = 0V, f = 1 MHz one SW ON, one SW OFF
On Capacitance Y to GND		—	33	—	23	33	—	33	pF	
Output Voltage Spike SW	+V _{SPK}	—	—	—	—	150	—	—	mV	V _{PP} = +40V, V _{NN} = -160V, R _{LOAD} = 50Ω (See Section 3.1, Test Circuits.)
	-V _{SPK}	—	—	—	—	-150	—	—	mV	
	+V _{SPK}	—	—	—	—	150	—	—	mV	V _{PP} = +100V, V _{NN} = -100V, R _{LOAD} = 50Ω (See Section 3.1, Test Circuits.)
	-V _{SPK}	—	—	—	—	-150	—	—	mV	
	+V _{SPK}	—	—	—	—	150	—	—	mV	V _{PP} = +160V, V _{NN} = -40V, R _{LOAD} = 50Ω (See Section 3.1, Test Circuits.)
	-V _{SPK}	—	—	—	—	-150	—	—	mV	

AC ELECTRICAL CHARACTERISTICS (CONTINUED)

Electrical Specifications: Unless otherwise specified, all values are over operating conditions.
 $V_{DD} = 5V$, $t_r = t_f \leq 5 \text{ ns}$, 50% duty cycle and $C_{LOAD} = 20 \text{ pF}$.


Parameter	Sym.	0°C		+25°C			+70°C		Unit	Conditions
		Min.	Max.	Min.	Typ.	Max.	Min.	Max.		
Output Voltage Spike Y	+V _{SPK}	—	—	—	—	150	—	—	mV	V _{PP} = +40V, V _{NN} = -160V, R _{LOAD} = 50Ω (See Section 3.1, Test Circuits.)
	-V _{SPK}	—	—	—	—	-150	—	—	mV	
	+V _{SPK}	—	—	—	—	150	—	—	mV	V _{PP} = +100V, V _{NN} = -100V, R _{LOAD} = 50Ω (See Section 3.1, Test Circuits.)
	-V _{SPK}	—	—	—	—	-150	—	—	mV	
	+V _{SPK}	—	—	—	—	150	—	—	mV	V _{PP} = +160V, V _{NN} = -40V, R _{LOAD} = 50Ω (See Section 3.1, Test Circuits.)
	-V _{SPK}	—	—	—	—	-150	—	—	mV	
Charge Injection (Per Switch)	QC	—	—	—	820	—	—	—	pC	V _{PP} = +40V, V _{NN} = -160V (See Section 3.1, Test Circuits.)
		—	—	—	600	—	—	—	pC	V _{PP} = +100V, V _{NN} = -100V (See Section 3.1, Test Circuits.)
		—	—	—	350	—	—	—	pC	V _{PP} = +160V, V _{NN} = -40V (See Section 3.1, Test Circuits.)

TEMPERATURE SPECIFICATIONS

Parameter	Sym.	Min.	Typ.	Max.	Unit	Conditions
TEMPERATURE RANGE						
Operating Ambient Temperature	T _A	0	—	70	°C	
Storage Temperature	T _S	-65	—	+150	°C	
PACKAGE THERMAL RESISTANCE						
64-lead QFN	θ _{JA}	—	21	—	°C/W	

HV2801/HV2901

Timing Waveforms



2.0 PIN DESCRIPTION

The description of pins in HV2801 and HV2901 are listed on [Table 2-1](#). Refer to [Package Type](#) for the location of pins.

TABLE 2-1: PIN FUNCTION TABLE

Pin Number	HV2801 Pin Name	HV2901 Pin Name	Description
1	SW30	SW30	Analog Switch 30 Terminal
2	Y3031	Y3031	Analog Switch 30 and 31 Common Terminal
3	SW31	SW31	Analog Switch 31 Terminal
4	NC	NC	No connection
5	CLR	CLR	Clear logic input
6	NC	NC	No connection
7	\overline{LE}	\overline{LE}	Latch-enable logic input, low active
8	CLK	CLK	Clock logic input for Shift register
9	VDD	VDD	Logic supply voltage
10	DIN	DIN	Data in logic input
11	GND	GND	Ground
12	DOUT	DOUT	Data out logic output
13	NC	NC	No connection
14	SW0	SW0	Analog Switch 0 Terminal
15	Y01	Y01	Analog Switch 0 and 1 Common Terminal
16	SW1	SW1	Analog Switch 1 Terminal
17	SW2	SW2	Analog Switch 2 Terminal
18	Y23	Y23	Analog Switch 2 and 3 Common Terminal
19	SW3	SW3	Analog Switch 3 Terminal
20	SW4	SW4	Analog Switch 4 Terminal
21	Y45	Y45	Analog Switch 4 and 5 Common Terminal
22	SW5	SW5	Analog Switch 5 Terminal
23	SW6	SW6	Analog Switch 6 Terminal
24	Y67	Y67	Analog Switch 6 and 7 Common Terminal
25	SW7	SW7	Analog Switch 7 Terminal
26	SW8	SW8	Analog Switch 8 Terminal
27	Y89	Y89	Analog Switch 8 and 9 Common Terminal
28	SW9	SW9	Analog Switch 9 Terminal
29	SW10	SW10	Analog Switch 10 Terminal
30	Y1011	Y1011	Analog Switch 10 and 11 Common Terminal
31	SW11	SW11	Analog Switch 11 Terminal
32	SW12	SW12	Analog Switch 12 Terminal
33	Y1213	Y1213	Analog Switch 12 and 13 Common Terminal
34	SW13	SW13	Analog Switch 13 Terminal
35	VPP	VPP	Positive supply voltage
36	NC	—	No connection
	—	RGND	Ground for bleed resistor

HV2801/HV2901

TABLE 2-1: PIN FUNCTION TABLE (CONTINUED)

Pin Number	HV2801 Pin Name	HV2901 Pin Name	Description
37	VNN	VNN	Negative voltage supply
38	SW14	SW14	Analog Switch 14 Terminal
39	Y1415	Y1415	Analog Switch 14 and 15 Common Terminal
40	SW15	SW15	Analog Switch 15 Terminal
41	SW16	SW16	Analog Switch 16 Terminal
42	Y1617	Y1617	Analog Switch 16 and 17 Common Terminal
43	SW17	SW17	Analog Switch 17 Terminal
44	VNN	VNN	Negative voltage supply
45	NC	—	No connection
	—	RGND	Ground for bleed resistor
46	VPP	VPP	Positive supply voltage
47	SW18	SW18	Analog Switch 18 Terminal
48	Y1819	Y1819	Analog Switch 18 and 19 Common Terminal
49	SW19	SW19	Analog Switch 19 Terminal
50	SW20	SW20	Analog Switch 20 Terminal
51	Y2021	Y2021	Analog Switch 20 and 21 Common Terminal
52	SW21	SW21	Analog Switch 21 Terminal
53	SW22	SW22	Analog Switch 22 Terminal
54	Y2223	Y2223	Analog Switch 22 and 23 Common Terminal
55	SW23	SW23	Analog Switch 23 Terminal
56	SW24	SW24	Analog Switch 24 Terminal
57	Y2425	Y2425	Analog Switch 24 and 25 Common Terminal
58	SW25	SW25	Analog Switch 25 Terminal
59	SW26	SW26	Analog Switch 26 Terminal
60	Y2627	Y2627	Analog Switch 26 and 27 Common Terminal
61	SW27	SW27	Analog Switch 27 Terminal
62	SW28	SW28	Analog Switch 28 Terminal
63	Y2829	Y2829	Analog Switch 28 and 29 Common Terminal
64	SW29	SW29	Analog Switch 29 Terminal
VSUB (Thermal Pad)			The central thermal pad on the bottom of package must be connected to VNN externally.

3.0 FUNCTIONAL DESCRIPTION

3.1 Test Circuits

Figure 3-1 to Figure 3-9 show the test circuits for HV2801/HV2901.




FIGURE 3-1: Switch Off Leakage.




FIGURE 3-4: Off Isolation.




FIGURE 3-2: Switch DC Offset.




FIGURE 3-5: Output Switch Isolation Diode Current.




FIGURE 3-3: T_{ON}/T_{OFF} Test Circuit.




FIGURE 3-6: Switch Crosstalk.

HV2801/HV2901




FIGURE 3-7: Charge Injection.




FIGURE 3-8: Output Voltage Spike SW.




FIGURE 3-9: Output Voltage Spike Y.

TABLE 3-1: TRUTH FUNCTION TABLE

D0	D1	...	D15	D16	...	D31	\overline{LE}	CLR	SW0	SW1	...	SW15	SW16	...	SW31
L							L	L	OFF						
H							L	L	ON						
	L						L	L		OFF					
	H						L	L		ON					
							L	L							
							L	L							
			L				L	L				OFF			
			H				L	L				ON			
		...		L	...		L	L					OFF	...	
				H			L	L					ON		
							L	L							
							L	L							
							L	L							
							L	L							
						L	L	L							OFF
						H	L	L							ON
X	X	X	X	X	X	X	H	L	HOLD PREVIOUS STATE						
X	X	X	X	X	X	X	X	H	ALL SWITCHES OFF						


- Note 1:** The 32 switches operate independently.
- 2:** Serial data is clocked in on the L to H transition of the CLK.
- 3:** All 32 switches go to a state retaining their Latched condition at the rising edge of \overline{LE} . When \overline{LE} is low, the Shift registers' data flow through the latch.
- 4:** D_{OUT} is high when data in the Register 31 is high.
- 5:** Shift register clocking has no effect on the switch states if \overline{LE} is high.
- 6:** The CLR clear input overrides all other inputs.

HV2801/HV2901

4.0 PACKAGE MARKING INFORMATION

4.1 Package Marking Information

64-lead QFN



Example




Example



Legend:	XX...X	Product Code or Customer-specific information
	Y	Year code (last digit of calendar year)
	YY	Year code (last 2 digits of calendar year)
	WW	Week code (week of January 1 is week '01')
	NNN	Alphanumeric traceability code
	(e3)	Pb-free JEDEC [®] designator for Matte Tin (Sn)
	*	This package is Pb-free. The Pb-free JEDEC designator (e3) can be found on the outer packaging for this package.
Note:	In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for product code or customer-specific information. Package may or not include the corporate logo.	

64-Lead QFN Package Outline (K6) 9.00x9.00mm body, 1.00mm height (max), 0.50mm pitch



Note: For the most current package drawings, see the Microchip Packaging Specification at www.microchip.com/packaging.

Notes:

1. A Pin 1 identifier must be located in the index area indicated. The Pin 1 identifier can be: a molded mark/identifier; an embedded metal marker; or a printed indicator.
2. Depending on the method of manufacturing, a maximum of 0.15mm pullback (L1) may be present.
3. The inner tip of the lead may be either rounded or square.

Symbol	A	A1	A3	b	D	D2	E	E2	e	L	L1	θ	
Dimension (mm)	MIN	0.80	0.00	0.20 REF	0.18	8.85*	6.00	8.85*	6.00	0.50 BSC	0.30	0.00	0°
	NOM	0.90	0.02		0.25	9.00	7.70*	9.00	7.70*		0.40	-	-
	MAX	1.00	0.05		0.30	9.15*	7.80†	9.15*	7.80†		0.50	0.15	14°

JEDEC Registration MO-220, Variation VMMD-4, Issue K, June 2006.

* This dimension is not specified in the JEDEC drawing.

† This dimension differs from the JEDEC drawing.

Drawings are not to scale.

HV2801/HV2901

NOTES:

APPENDIX A: REVISION HISTORY

Revision A (July 2019)

- Converted and merged Supertex Doc#s DSFP-HV2801 and DSFP-HV2901 to Microchip DS20005840A
- Removed the “HVCMOS® Technology for high performance” from the Features and General Description sections
- Changed the package marking format
- Made minor changes throughout the document

HV2801/HV2901

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, contact your local Microchip representative or sales office.

<u>PART NO.</u>	<u>XX</u>	-	<u>X</u>	-	<u>X</u>
Device	Package Options		Environmental		Media Type
Devices:	HV2801	=	32-Channel Low-Charge-Injection High-Voltage Analog Switch		
	HV2901	=	32-Channel Low-Charge-Injection High-Voltage Analog Switch with Bleed Resistors		
Package:	K6	=	64-lead QFN		
Environmental:	G	=	Lead (Pb)-free/RoHS-compliant Package		
Media Type:	(blank)	=	260/Tray for a K6 Package		

Examples:

a) HV2801K6-G: 32-Channel Low-Charge-Injection High-Voltage Analog Switch, 64-lead QFN, 260/Tray

b) HV2901K6-G: 32-Channel Low-Charge-Injection High-Voltage Analog Switch with Bleed Resistors, 64-lead QFN, 260/Tray

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as “unbreakable.”

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AnyRate, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, chipKIT, chipKIT logo, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, HELDO, IGLoo, JukeBlox, KeeLoq, Klear, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PackeTime, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TempTrackr, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, FlashTec, Hyper Speed Control, HyperLight Load, IntelliMOS, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, Vite, WinPath, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, BlueSky, BodyCom, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, INICnet, Inter-Chip Connectivity, JitterBlocker, KlearNet, KlearNet logo, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICKit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, SAM-ICE, Serial Quad I/O, SMART-I.S., SQR, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2019, Microchip Technology Incorporated, All Rights Reserved.

ISBN: 978-1-5224-4757-3

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.



MICROCHIP

Worldwide Sales and Service

2019AMERICAS

Corporate Office
2355 West Chandler Blvd.
Chandler, AZ 85224-6199
Tel: 480-792-7200
Fax: 480-792-7277
Technical Support:
<http://www.microchip.com/support>
Web Address:
www.microchip.com

Atlanta
Duluth, GA
Tel: 678-957-9614
Fax: 678-957-1455

Austin, TX
Tel: 512-257-3370

Boston
Westborough, MA
Tel: 774-760-0087
Fax: 774-760-0088

Chicago
Itasca, IL
Tel: 630-285-0071
Fax: 630-285-0075

Dallas
Addison, TX
Tel: 972-818-7423
Fax: 972-818-2924

Detroit
Novi, MI
Tel: 248-848-4000

Houston, TX
Tel: 281-894-5983

Indianapolis
Noblesville, IN
Tel: 317-773-8323
Fax: 317-773-5453
Tel: 317-536-2380

Los Angeles
Mission Viejo, CA
Tel: 949-462-9523
Fax: 949-462-9608
Tel: 951-273-7800

Raleigh, NC
Tel: 919-844-7510

New York, NY
Tel: 631-435-6000

San Jose, CA
Tel: 408-735-9110
Tel: 408-436-4270

Canada - Toronto
Tel: 905-695-1980
Fax: 905-695-2078

ASIA/PACIFIC

Australia - Sydney
Tel: 61-2-9868-6733

China - Beijing
Tel: 86-10-8569-7000

China - Chengdu
Tel: 86-28-8665-5511

China - Chongqing
Tel: 86-23-8980-9588

China - Dongguan
Tel: 86-769-8702-9880

China - Guangzhou
Tel: 86-20-8755-8029

China - Hangzhou
Tel: 86-571-8792-8115

China - Hong Kong SAR
Tel: 852-2943-5100

China - Nanjing
Tel: 86-25-8473-2460

China - Qingdao
Tel: 86-532-8502-7355

China - Shanghai
Tel: 86-21-3326-8000

China - Shenyang
Tel: 86-24-2334-2829

China - Shenzhen
Tel: 86-755-8864-2200

China - Suzhou
Tel: 86-186-6233-1526

China - Wuhan
Tel: 86-27-5980-5300

China - Xian
Tel: 86-29-8833-7252

China - Xiamen
Tel: 86-592-2388138

China - Zhuhai
Tel: 86-756-3210040

ASIA/PACIFIC

India - Bangalore
Tel: 91-80-3090-4444

India - New Delhi
Tel: 91-11-4160-8631

India - Pune
Tel: 91-20-4121-0141

Japan - Osaka
Tel: 81-6-6152-7160

Japan - Tokyo
Tel: 81-3-6880-3770

Korea - Daegu
Tel: 82-53-744-4301

Korea - Seoul
Tel: 82-2-554-7200

Malaysia - Kuala Lumpur
Tel: 60-3-7651-7906

Malaysia - Penang
Tel: 60-4-227-8870

Philippines - Manila
Tel: 63-2-634-9065

Singapore
Tel: 65-6334-8870

Taiwan - Hsin Chu
Tel: 886-3-577-8366

Taiwan - Kaohsiung
Tel: 886-7-213-7830

Taiwan - Taipei
Tel: 886-2-2508-8600

Thailand - Bangkok
Tel: 66-2-694-1351

Vietnam - Ho Chi Minh
Tel: 84-28-5448-2100

EUROPE

Austria - Wels
Tel: 43-7242-2244-39
Fax: 43-7242-2244-393

Denmark - Copenhagen
Tel: 45-4450-2828
Fax: 45-4485-2829

Finland - Espoo
Tel: 358-9-4520-820

France - Paris
Tel: 33-1-69-53-63-20
Fax: 33-1-69-30-90-79

Germany - Garching
Tel: 49-8931-9700

Germany - Haan
Tel: 49-2129-3766400

Germany - Heilbronn
Tel: 49-7131-72400

Germany - Karlsruhe
Tel: 49-721-625370

Germany - Munich
Tel: 49-89-627-144-0
Fax: 49-89-627-144-44

Germany - Rosenheim
Tel: 49-8031-354-560

Israel - Ra'anana
Tel: 972-9-744-7705

Italy - Milan
Tel: 39-0331-742611
Fax: 39-0331-466781

Italy - Padova
Tel: 39-049-7625286

Netherlands - Drunen
Tel: 31-416-690399
Fax: 31-416-690340

Norway - Trondheim
Tel: 47-7288-4388

Poland - Warsaw
Tel: 48-22-3325737

Romania - Bucharest
Tel: 40-21-407-87-50

Spain - Madrid
Tel: 34-91-708-08-90
Fax: 34-91-708-08-91

Sweden - Gothenberg
Tel: 46-31-704-60-40

Sweden - Stockholm
Tel: 46-8-5090-4654

UK - Wokingham
Tel: 44-118-921-5800
Fax: 44-118-921-5820