

# **OPTIREG<sup>™</sup> PMIC TLF30681QVS01**

## Power management IC





Support

## Features

- High-efficiency step-down pre-regulator for wide input voltage range from 3.7 V to 35 V (40 V limited time) with low overall power loss and fast transient performance
- Suitable for operation with ceramic capacitors

RoHS

- High-efficiency step-down post-regulator for second output voltage generation
- Step-up post-regulator with 5 V output voltage
- Voltage monitoring for two external voltage rails including enable signals
- 16-bit SPI
- Configurable window watchdog
- Green Product (RoHS compliant)

## **Potential applications**

- Automotive applications
- Advanced Driver Assistance Systems (ADAS)
  - 77 GHz radar ECUs
  - Camera ECUs
- Human Machine Interface (HMI) applications

## **Product validation**

Qualified for automotive applications. Product validation according to AEC-Q100.

## Description

The OPTIREG<sup>™</sup> PMIC TLF30681QVS01 is a multiple rail Power Management IC (PMIC) for automotive applications, optimized for the use in Advanced Driver Assistance Systems (ADAS). The device consists of a battery connected buck regulator (Buck1) providing 3.3 V to external loads and to two low voltage postregulators. The first post-regulator (Buck2) provides an output voltage of 1.25 V (output voltage adjustment via SPI in the range of 0.9 V to 1.3 V). The second post-regulator (Boost1) provides an output voltage of 5.0 V and is intended to supply up to two CAN transceivers. The TLF30681QVS01 supports 16-bit SPI communication to a microcontroller. SPI commands can read status information from the device and control features of the power regulators, such as PWM synchronization. The device operates at a nominal switching frequency of 2.2 MHz. The switching frequency is selectable via SPI from 1.8 MHz to 2.5 MHz in steps of 100 kHz. The switching regulators can synchronize to an external clock signal. The TLF30681QVS01 can provide a synchronization signal for other DC/DC regulators in the system. The TLF30681QVS01 provides two voltage monitoring channels with





### Description

monitoring inputs and enable outputs. The monitoring channels can be used to control and monitor external LDOs or external DC/DC switching regulators.

Туре	Package	Marking
TLF30681QVS01	PG-VQFN-48	TLF30681 S01



	Features
	Potential applications 1
	Product validation
	Description
	Table of contents    3
1	Block diagram
2	Pin configuration
2.1	Pin assignment
2.2	Pin definitions and functions PG-VQFN-489
3	General product characteristics
3.1	Absolute maximum ratings
3.2	Functional range
3.3	Thermal resistance
3.4	Quiescent current
3.5	Typical performance characteristics quiescent current    18
4	Power converters and power management 19
4.1	High voltage step-down regulator Buck119
4.1.1	Functional description Buck119
4.1.2	Electrical characteristics Buck1 22
4.1.3	Typical performance characteristics Buck124
4.2	Post-regulator step-down converter Buck2
4.2.1	Functional description Buck2 25
4.2.2	Electrical characteristics Buck2 27
4.2.3	Typical performance characteristics Buck2
4.3	Post-regulator step-up converter Boost1
4.3.1	Functional description Boost1 30
4.3.2	Electrical characteristics Boost1
4.3.3	Typical performance characteristics Boost1    32
4.4	Support of external voltage rails
4.4.1	Electrical characteristics support of external voltage rails
5	Central functions
5.1	Supply voltages
5.1.1	Electrical characteristics supply voltages
5.2	Enable functionality
5.2.1	ENA pin configurability
5.2.2	Electrical characteristics enable
5.2.3	Typical performance characteristics enable    37



5.3	Power sequencing and soft start
5.3.1	Electrical characteristics power sequencing and soft start    40
5.4	Frequency generation and clock synchronization41
5.4.1	Electrical characteristics frequency generation and clock synchronization
5.4.2	Typical performance characteristics frequency generation         44
5.5	IOVDD - overvoltage detection and undervoltage detection
5.5.1	Electrical characteristics IOVDD - overvoltage detection and undervoltage detection
6	Monitoring functions
6.1	Voltage monitoring
6.1.1	Monitoring of R1VSx battery supply47
6.1.2	Monitoring of output voltages47
6.1.3	Monitoring of external voltage rails
6.1.4	Monitoring of internal supply voltages and bandgaps
6.1.5	Electrical characteristics voltage monitoring    48
6.2	Thermal protection
6.2.1	Electrical characteristics temperature sensor monitoring block
7	Microcontroller interface and supervisory functions
7.1	Microcontroller interface supply IOVDD pin
7.1.1	Electrical characteristics microcontroller interface supply
7.2	Serial peripheral interface (SPI)
7.2.1	SPI introduction
7.2.2	SPI write access to protected registers 57
7.2.3	SPI write initiated state transition request and regulator configuration
7.2.4	Configuration of Buck2 output voltage via SPI
7.2.5	SPI timing
7.2.6	Electrical characteristics SPI 60
7.2.7	Electrical characteristics SPI timing61
7.3	Reset generation (ROT signal)63
7.3.1	Electrical characteristics ROT
7.4	Interrupt generation (INT signal)64
7.4.1	Electrical characteristics INT
7.5	Window watchdog
7.5.1	Window watchdog timing
7.5.2	Electrical characteristics window watchdog
7.6	Microcontroller programming mode
7.6.1	Electrical characteristics microcontroller programming mode
8	State machine
8.1	State machine introduction
8.2	Operation states
8.3	State transitions and trigger signals
8.4	Electrical characteristics state machine



9	SPI registers	5
9.1	SPI register definition	7
9.1.1	Device configuration registers (device startup default configuration)	7
9.1.1.1	Register DEVCFG0	8
9.1.1.2	Register CLKCFG0	9
9.1.1.3	Register CLKCFG1	0
9.1.1.4	Register PWDCFG0	1
9.1.1.5	Register PWDCFG19	2
9.1.1.6	Register PWDCFG2	3
9.1.2	Read-only registers for protected configuration registers         9	4
9.1.2.1	Register RWDCFG0	4
9.1.2.2	Register RWDCFG19	5
9.1.2.3	Register RWDCFG2	6
9.1.3	Protected device configuration registers	7
9.1.3.1	Register DEVCTRL	8
9.1.3.2	Register DEVCTRLN	9
9.1.3.3	Register B2VCTRL 10	0
9.1.3.4	Register B2VCTRLN	1
9.1.4	General registers	2
9.1.4.1	Register PROTCFG 10	2
9.1.4.2	Register WWDSCMD	3
9.1.5	Event status registers	4
9.1.5.1	Register GSF	4
9.1.5.2	Register SYSSF0 10	6
9.1.5.3	Register SYSSF1	7
9.1.5.4	Register MCUSF0	9
9.1.5.5	Register MCUSF111	0
9.1.5.6	Register SPISF 11	1
9.1.5.7	Register MONSF0	2
9.1.5.8	Register MONSF1	3
9.1.5.9	Register MONSF211	4
9.1.5.10	Register OTSF0	5
9.1.5.11	Register OTSF1	6
9.1.5.12	Register OCSF1	7
9.1.6	Device status information registers11	8
9.1.6.1	Register OTSTAT0	8
9.1.6.2	Register VMONSTAT0	9
9.1.6.3	Register DEVSTAT	1
9.1.6.4	Register PROTSTAT 12	2
9.1.6.5	Register WWDSTAT 12	3
9.1.6.6	Register MPSSTAT0 12	4



9.1.6.7	Register B2VSTAT	
9.1.7	Device information registers	
9.1.7.1	Register HWDECT0	127
9.1.7.2	Register DEVID	
10	Application information	
11	Package information	
	Revision history	
	Disclaimer	



#### **Block diagram**





Figure 1 B

**Block diagram** 



#### **Pin configuration**

## 2 Pin configuration

## 2.1 Pin assignment





**Pin configuration** 



2.2	Pi	n definitions and functions PG-VQFN-48
Pin	Symbol	Function
1	AG5	Analog ground, pin 5: Connect this pin directly to ground via a low ohmic and low inductive trace.
2	NC	Not connected: Leave the pin floating in the application.
3	AG6	Analog ground, pin 6: Connect this pin directly to ground via a low ohmic and low inductive trace.
4	R1BTSV	Decoupling of internal supply voltage: Connect a decoupling capacitor between this pin and R1PGx.
5	NC	Not connected: Leave this pin floating in the application.
6	ENA	Enable input: A valid enable condition at this pin enables the device.
7	R1VS1	High voltage regulator supply voltage, pin 1: Connect this pin in parallel with R1VS2 and R1VS3 and then to the supply (battery) voltage via a reverse protection diode. Additionally connect a capacitor between this pin and ground. An EMC filter is recommended.
8	R1VS2	High voltage regulator supply voltage, pin 2: Connect this in parallel with R1VS1 and R1VS3 and then to the supply (battery) voltage via a reverse protection diode. Additionally connect a capacitor between this pin and ground. An EMC filter is recommended.
9	R1VS3	High voltage regulator supply voltage, pin 3: Connect this pin in parallel with R1VS1 and R1VS2 and then to the supply (battery) voltage via a reverse protection diode. Additionally connect a capacitor between this pin and ground. An EMC filter is recommended.
10	R1PG1	High voltage regulator power ground, pin 1: Connect this pin in parallel with R1PG2 and R1PG3 and then to the Buck1 output capacitor ground terminal to ground.
11	R1PG2	High voltage regulator power ground, pin 2: Connect this pin in parallel with R1PG1 and R1PG3 and then to the Buck1 output capacitor ground terminal to ground.
12	R1PG3	High voltage regulator power ground, pin 3: Connect this pin n parallel with R1PG1 and R1PG2 and to the Buck1 output capacitor ground terminal to ground.
13	R1SW1	High voltage regulator power stage output, pin 1: Connect this pin in parallel with R1SW2 and R1SW3 and then to the pre-regulator Buck1 output filter inductor.
14	R1SW2	High voltage regulator power stage output, pin 2: Connect this pin in parallel with R1SW1 and R1SW3 and then to the pre-regulator output filter inductor.



Pin	Symbol	Function
15	R1SW3	High voltage regulator power stage output, pin 3: Connect this pin in parallel with R1SW1 and R1SW2 and then to the pre-regulator output filter inductor.
16	R1BTS	Bootstrap supply voltage: Connect this pin via the bootstrap capacitor to the R1SWx pins.
17	AG1	Analog ground, pin 1: Connect this pin directly to ground via a low ohmic and low inductive trace.
18	AG2	Analog ground, pin 2: Connect this pin directly to ground via a low ohmic and low inductive trace.
19	AG3	Analog ground, pin 3: Connect this pin directly to ground via a low ohmic and low inductive trace.
20	R1FB	High voltage regulator output voltage feedback: Connect this pin to the Buck1 output capacitor.
21	AG4	Analog ground, pin 4: Connect this pin directly to ground via a low ohmic and low inductive trace.
22	R2FB	Post-regulator output voltage feedback: Connect this pin to the Buck2 output capacitor.
23	R2PG1	Pre-regulator power ground, pin 1: Connect this pin in parallel with R2PG2 and then to the Buck2 output capacitor ground terminal to ground.
24	R2PG2	Pre-regulator power ground, pin 2: Connect this pin in parallel with R2PG1 and then to the Buck2 output capacitor ground terminal to ground.
25	R2SW1	Post-regulator power stage output, pin 1: Connect this pin in parallel with R2SW2 and then to the Buck2 output filter inductor.
26	R2SW2	Post-regulator power stage output, pin 2: Connect this pin in parallel with R2SW1 and then to the Buck2 output filter inductor.
27	R2VS1	Post-regulator supply voltage, pin 1: Connect this pin to the Buck1 output capacitor. In order to compensate for disturbances, add a local bypass capacitor.
28	R2VS2	Post-regulator supply voltage, pin 2: Connect this pin to the Buck1 output capacitor. In order to compensate for disturbances, add a local bypass capacitor.
29	R3SW1	Regulator 3 power stage output, pin 1: Connect this pin to Boost1 inductor and external rectifying diode.
30	R3PG1	Regulator 3 power ground, pin 1: Connect this pin to Boost1 output capacitor ground terminal to ground.
31	R3FB	Regulator 3 output voltage feedback pin: Connect this pin to Boost1 output capacitor.



Pin	Symbol	Function
32	TM1	Test mode 1:
		Not for customer use. Leave this pin floating in the application.
33	MPS	Microcontroller programming mode
_		Connect this pin to ground for normal operation in the application. Optionally the pin can be used for microcontroller programming purposes, see <i>Application information</i> .
34	IOVDD	I/O supply voltage:
		Connect this pin to the I/O supply voltage of the microcontroller.
		Add a decoupling capacitor.
35	SYNCO	Synchronization output:
		Optional: Connect this pin to an external switch-mode post-regulator synchronization input. This pin delivers the internal switching frequency signal, either in phase or shifted by 180°, depending on the settings via SPI. The switch-mode post-regulator synchronizes to the rising edge.
		If this pin is not used, then leave it floating.
36	SYNCI	Synchronization input:
		Connect this pin to an optional external synchronization signal to synchronize the switching of the internal switch-mode regulators. The feature needs to be enabled via SPI.
		If the pin is not used, then leave it floating.
37	SDO	Serial peripheral interface, signal data output:
		SPI signalling port;
		connect this pin to the SPI port "data input" of the microcontroller to send status information during SPI communication.
38	SDI	Serial peripheral interface, signal data input:
		SPI signalling port;
		connect this pin to the SPI port "data input" of the microcontroller to receive status information during SPI communication.
39	SCL	Serial peripheral interface, signal clock input:
		SPI signalling port;
		connect this pin to the SPI port "clock" of the microcontroller to clock the device for SPI communication.
40	SCS	Serial peripheral interface, signal chip select:
		SPI signalling port;
		connect this pin to the SPI port "chip select" of the microcontroller to address the device for SPI communication.
41	ROT	Reset output:
		Open drain structure with internal pull up resistor.
		"Low" indicates a reset event for the microcontroller.
		Connect this pin to the microcontroller reset input.
42	INT	Interrupt output:



Pin	Symbol	Function
		Push-pull output. A "low" pulse at this pin indicates an interrupt, and the microcontroller reads the SPI status registers.
		Connect this pin to a non-maskable interrupt port (NMI) of the microcontroller.
43	WDI	Watchdog input, trigger signal:
		Connect this pin to the "trigger signal output" of the microcontroller.
		This pin has an internal pull-down.
		If this pin is not used, then leave it floating.
44	TM2	Test mode 2:
		Not for customer use. Connect this pin to GND in the application.
45	VM1EN	Enable signal for external voltage rails 1:
		Connect this pin to the enable pin of an optional external voltage regulator 1.
		If the external regulator is not used, then connect this pin to ground.
46	VM2EN	Enable signal for external voltage rails 2:
		Connect this pin to the enable pin of an optional external voltage regulator 2.
		If the external regulator is not used, then connect this pin to ground.
47	VM1FB	Input for optional external voltage monitoring rail 1:
		Connect this pin to an external resistor divider to adjust the overvoltage threshold and the undervoltage threshold of the monitored external voltage generated by the optional external voltage regulator 1.
		If the optional external regulator is not used, then connect this pin to ground.
48	VM2FB	Input for optional external voltage monitoring rail 2:
		Connect this pin to an external resistor divider to adjust the overvoltage threshold and the undervoltage threshold of the monitored external voltage generated by the optional external voltage regulator 2.
		If the optional external regulator is not used, then connect this pin to ground.
Cooling tab	GND	Cooling tab:
		Internally connected to GND.
-	EP1	Edge pin 1:
		Keep the area below this pin free of ground or other signals. Do not solder this pin to ground or any other signal. This pin must be kept free of soldering.
-	EP2	Edge pin 2:
		Keep the area below this pin free of ground or other signals. Do not solder this pin to ground or any other signal. This pin must be kept free of soldering.
-	EP3	Edge pin 3:
		Keep the area below this pin free of ground or other signals. Do not solder this pin to ground or any other signal. This pin must be kept free of soldering.
_	EP4	Edge pin 4:
		Keep the area below this pin free of ground or other signals. Do not solder this pin to ground or any other signal. This pin must be kept free of soldering.



## 3 General product characteristics

### 3.1 Absolute maximum ratings

#### Table 1Absolute maximum ratings1)

 $T_j$  = -40°C to 150°C; all voltages with respect to ground, positive current flowing into pin, (unless otherwise specified)

Parameter	Symbol		Value	S	Unit	Note or condition	Number
		Min.	Тур.	Max.			
Pin	I						1
MPS	V <sub>MPS</sub>	-0.3	-	6.0	V	-	P_3.1.1
IOVDD	V <sub>IOVDD</sub>	-0.3	-	6.0	V	-	P_3.1.2
SCS	V <sub>SCS</sub>	-0.3	-	6.0	V	-	P_3.1.3
SCL	V <sub>SCL</sub>	-0.3	-	6.0	V	-	P_3.1.4
SDI	V <sub>SDI</sub>	-0.3	-	6.0	V	-	P_3.1.5
SDO	V <sub>SDO</sub>	-0.3	-	6.0	V	-	P_3.1.6
WDI	V <sub>WDI</sub>	-0.3	-	6.0	V	-	P_3.1.7
INT	V <sub>INT</sub>	-0.3	-	6.0	V	-	P_3.1.10
AG1	V <sub>AG1</sub>	-0.3	-	0.3	V	-	P_3.1.13
AG2	V <sub>AG2</sub>	-0.3	-	0.3	V	-	P_3.1.14
AG3	V <sub>AG3</sub>	-0.3	-	0.3	V	-	P_3.1.15
AG4	V <sub>AG4</sub>	-0.3	-	0.3	V	-	P_3.1.16
AG5	V <sub>AG5</sub>	-0.3	-	0.3	V	-	P_3.1.17
AG6	V <sub>AG6</sub>	-0.3	-	0.3	V	-	P_3.1.18
SYNCI	V <sub>SYNCI</sub>	-0.3	-	6.0	V	-	P_3.1.19
SYNCO	V <sub>SYNCO</sub>	-0.3	-	6.0	V	-	P_3.1.20
TM1	V <sub>TM1</sub>	-0.3	-	6.0	V	-	P_3.1.22
ENA	V <sub>ENA</sub>	-0.3	-	35	V	2)	P_3.1.23
ENA	/ <sub>ENA</sub>	-5.0	-	-	mA	-	P_3.1.24
R1BTS	V <sub>R1BTS</sub>	<i>V</i> <sub>R1SWx</sub> - 0.3	-	$V_{\text{R1SWx}} + 6.0$	V	-	P_3.1.25
R1BTSV	V <sub>R1BTSV</sub>	-0.3	-	6.0	V	-	P_3.1.26
R1VS1	V <sub>R1VS1</sub>	-0.3	-	35	V	2)	P_3.1.27
R1VS2	V <sub>R1VS2</sub>	-0.3	-	35	V	2)	P_3.1.28

<sup>&</sup>lt;sup>1</sup> Not subject to production test, specified by design.

<sup>&</sup>lt;sup>2</sup> Maximum rating is extended to 40 V for an overall time of 7 minutes during the lifetime of the product (load dump requirement).



#### Table 1 Absolute maximum ratings<sup>1)</sup> (continued)

 $T_j$  = -40°C to 150°C; all voltages with respect to ground, positive current flowing into pin, (unless otherwise specified)

Parameter	Symbol Values		s Unit		Note or condition	Number	
		Min.	Тур.	Max.	1		
R1VS3	V <sub>R1VS3</sub>	-0.3	-	35	V	2)	P_3.1.29
R1SW1	V <sub>R1SW1</sub>	-0.3	-	<i>V</i> <sub>R1VSx</sub> + 2.0	V	-	P_3.1.30
R1SW2	V <sub>R1SW2</sub>	-0.3	-	$V_{\text{R1VSx}}$ + 2.0	V	-	P_3.1.31
R1SW3	V <sub>R1SW3</sub>	-0.3	-	$V_{\text{R1VSx}}$ + 2.0	V	-	P_3.1.32
R1PG1	V <sub>R1PG1</sub>	-0.3	-	0.3	V	-	P_3.1.33
R1PG2	V <sub>R1PG2</sub>	-0.3	-	0.3	V	-	P_3.1.34
R1PG3	V <sub>R1PG3</sub>	-0.3	-	0.3	V	-	P_3.1.35
R1FB	V <sub>R1FB</sub>	-0.3	-	7.0	V	-	P_3.1.36
R2VS1	V <sub>R2VS1</sub>	-0.3	-	7.0	V	-	P_3.1.37
R2VS2	V <sub>R2VS2</sub>	-0.3	-	7.0	V	-	P_3.1.38
R2SW1	V <sub>R2SW1</sub>	-0.3	-	7.0	V	-	P_3.1.39
R2SW2	V <sub>R2SW2</sub>	-0.3	-	7.0	V	-	P_3.1.40
R2PG1	V <sub>R2PG1</sub>	-0.3	-	0.3	V	-	P_3.1.41
R2PG2	V <sub>R2PG2</sub>	-0.3	_	0.3	V	-	P_3.1.42
R2FB	V <sub>R2FB</sub>	-0.3	-	7.0	V	-	P_3.1.43
R3SW1	V <sub>R3SW1</sub>	-0.3	-	7.0	V	-	P_3.1.44
R3PG1	V <sub>R3PG1</sub>	-0.3	-	0.3	V	-	P_3.1.45
R3FB	V <sub>R3FB</sub>	-0.3	-	7.0	V	-	P_3.1.46
VM1FB	V <sub>VM1FB</sub>	-0.3	-	6.0	V	-	P_3.1.47
VM1EN	V <sub>VM1EN</sub>	-0.3	-	6.0	V	-	P_3.1.48
VM2FB	V <sub>VM2FB</sub>	-0.3	-	6.0	V	-	P_3.1.49
VM2EN	V <sub>VM2EN</sub>	-0.3	-	6.0	V	-	P_3.1.50
ROT	V <sub>ROT</sub>	-0.3	-	6.0	V	-	P_3.1.51
TM2	V <sub>TM2</sub>	-0.3	-	6.0	V	-	P_3.1.52
Temperatures						·	
Junction temperature	Tj	-40	-	150	°C	-	P_3.1.53
Storage temperature	T <sub>stg</sub>	-55	-	150	°C	-	P_4.1.9
ESD susceptibility			1				1

<sup>&</sup>lt;sup>1</sup> Not subject to production test, specified by design.

<sup>&</sup>lt;sup>2</sup> Maximum rating is extended to 40 V for an overall time of 7 minutes during the lifetime of the product (load dump requirement).



#### Table 1 Absolute maximum ratings<sup>1)</sup> (continued)

 $T_j$  = -40°C to 150°C; all voltages with respect to ground, positive current flowing into pin, (unless otherwise specified)

Parameter Sym		Values			Unit	Note or condition	Number
		Min.	Тур.	Max.			
ESD susceptibility all pins	V <sub>ESD,HBM</sub>	-2	-	2	kV	HBM <sup>3)</sup>	P_4.1.10
ESD susceptibility all pins	V <sub>ESD,CDM</sub>	-500	-	500	V	CDM <sup>4)</sup>	P_4.1.12
ESD susceptibility of corner pins to GND	V <sub>ESD,Corne</sub> r	-750	-	750	V	CDM <sup>4)</sup>	P_4.1.13

Notes:

**1.** Stresses above the ones listed here may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods of time may affect device reliability.

**2.** Integrated protection functions are designed to prevent IC destruction under fault conditions described in the data sheet. Fault conditions are considered as outside the normal operating range. Protection functions are not designed for continuous repetitive operation.

### **3.2 Functional range**

#### Table 2Functional range

Parameter	Symbol		Values		Unit	Note or condition	Number
		Min.	Тур.	Max.			
Supply voltage range for normal operation	V <sub>R1VSx</sub>	5.0	-	35	V	5)	P_3.2.1
Supply voltage range for reduced operation	V <sub>R1VSx</sub>	3.7	-	5.0	V	5)6)	P_4.2.5
Junction Temperature	Tj	-40	-	150	°C	-	P_4.2.9

*Note:* Within the functional or operating range, the IC operates as described in the circuit description. The electrical characteristics are specified within the conditions given in the electrical characteristics table.

<sup>&</sup>lt;sup>1</sup> Not subject to production test, specified by design.

<sup>&</sup>lt;sup>3</sup> ESD susceptibility, HBM according to ANSI/ESDA/JEDEC JS001 (1.5k  $\Omega$ , 100 pF).

<sup>&</sup>lt;sup>4</sup> ESD susceptibility, Charged Device Model "CDM" according JEDEC JESD22-C101.

<sup>&</sup>lt;sup>5</sup> When first powered up, a proper startup of the device can only be ensured by applying minimum 6 V at pins R1VSx for at least 2 ms. The device may start at even lower voltages.

<sup>&</sup>lt;sup>6</sup> The current capability of Buck1 is reduced to limit the current stress in the device.



### 3.3 Thermal resistance

#### Table 3Thermal resistance<sup>7)</sup>

Parameter	Symbol		Values		Unit	Note or condition	Number
		Min.	Тур.	Max.			
Junction to case	R <sub>thJC</sub>	_	-	12.2	K/W	-	P_4.3.1
Junction to soldering point (pin)	R <sub>thJSP</sub>	20.1	-	22.1	K/W	JEDEC 2s2p, measured to pin 1, 3, 17, 18, 19, 21	P_3.3.1
Junction to soldering point (pin)	R <sub>thJSP</sub>	34.9	-	37.6	K/W	JEDEC 1s0p, measured to pin 1, 3, 17, 18, 19, 21	P_3.3.2
Junction to soldering point (soldering pad)	R <sub>thJSP</sub>	11.0	-	14.7	K/W	JEDEC 2s2p	P_3.3.3
Junction to soldering point (soldering pad)	R <sub>thJSP</sub>	13.1	-	18.0	K/W	JEDEC 1s0p	P_4.3.2
Junction to ambient	R <sub>thJA</sub>	_	37	-	K/W	8)	P_4.3.3

*Note:* This thermal data was generated in accordance with JEDEC JESD51 standards. For more information visit **www.jedec.org**.

<sup>&</sup>lt;sup>7</sup> Not subject to production test, specified by design.

<sup>&</sup>lt;sup>8</sup> Specified R<sub>thJA</sub> value is according to JEDEC JESD51-2,-5,-7 at natural convection on FR4 2s2p board; the product (chip and package) was simulated on a 76.2 × 114.3 × 1.5 mm<sup>3</sup> board with two inner copper layers (2 × 70 µm Cu, 2 × 35 µm Cu). Where applicable, a thermal via array next to the package contacted the first inner copper layer.



## 3.4 Quiescent current

#### Table 4Quiescent current

 $T_{\rm j}$  = -40°C to 150°C;  $V_{\rm R1VSx}$  = 9 V to 25 V; unless otherwise specified

Parameter	Symbol		Values		Unit	Note or condition	Number
		Min.	Тур.	Max.			
ACTIVE state	I <sub>q,OP</sub>	-	-	20	mA	T <sub>j</sub> ≤ 85°C; 9 V ≤ V <sub>R1VSx</sub> ≤ 25 V; no load, watchdog disabled	P_3.4.1
DISABLED state	I <sub>q,DIS</sub>	-	13	17.5	μΑ	$T_{\rm j} \le 85^{\circ} \rm C;$ 9 V $\le V_{\rm R1VSx} \le 25 \rm V$	P_3.4.2
DISABLED state	I <sub>q,DIS</sub>	-	11	13.5	μΑ	T <sub>j</sub> = 25°C; V <sub>R1VSx</sub> = 13.5 V	P_3.4.3
FAULT state	I <sub>q,FLT</sub>	-	1	2	mA	$T_{\rm j} \le 85^{\circ} \rm C;$ 9 V $\le V_{\rm R1VSx} \le 25 \rm V$	P_3.4.4
LOCKED state	I <sub>q,LCK</sub>	-	35	50	μΑ	$T_{\rm j} \le 85^{\circ} \rm C;$ 9 V $\le V_{\rm R1VSx} \le 25 \rm V$	P_3.4.5



## 3.5 Typical performance characteristics quiescent current

DISABLED state - quiescent current *I*<sub>q</sub> versus supply voltage *V*<sub>R1VSx</sub>

LOCKED state - quiescent current  $I_q$  versus supply voltage  $V_{R1VSx}$ 







## 4 Power converters and power management

### 4.1 High voltage step-down regulator Buck1

### 4.1.1 Functional description Buck1

The high-voltage step-down regulator Buck1 converts the battery voltage R1VSx to the Buck1 voltage. A synchronous, current-mode-controlled buck converter with internal power switches is integrated for this purpose. The output rail VBuck1 can be used as direct supply rail as well as pre-regulated rail for postregulators.

An integrated driver circuit supplied by an external boot-strap capacitor drives the N-/N-MOS power stage. The integrated dead-time optimization prevents cross-conduction, minimizes dead-time and increases system efficiency. An internal voltage divider sets the output voltage. Internal compensation allows for fast loop performance across a wide range of output capacitance. No external tuning of the loop is required. The device supports ceramic capacitors as well as electrolytic capacitors. For detailed information on the selection of the external power stage components, such as the inductor and the filter capacitors for input and output, see *Application information*.

The converter offers various configuration options:

- Switching frequency selectable via SPI
- Synchronization of the switching frequency to other integrated converters as well as to an external synchronization signal
- Protection features that are designed to prevent damage to the converter due to fault conditions, such as:
  - Overcurrent detection
  - Overtemperature detection



#### Power converters and power management



Figure 3 Functional block diagram Buck1

#### **Modulation concept**

The converter uses several modulation schemes, depending on the operation mode. It uses a PWM scheme in most of the operating area. It supports synchronization to internal and external clock sources. For light-load and high-line operation it uses pulse-skipping operation. This allows for an improved system efficiency and ensures a minimum turn-on time to ensure correct operation of the switches.

The converter handles the transition between PWM and pulse-skipping automatically, with the need to configure this. The current thresholds and voltage thresholds for this transition depend on the selected power stage components.

#### Loop compensation

The converter uses a cascaded current-mode, voltage-mode control scheme. An inner loop controls the inductor current, while the external voltage compensation loop regulates the output voltage. The compensation loop can operate with a variety of power stages. For information on the selection of the external components see *Application information*. The dynamic performance of the system is a function of the power stage components and the internal compensation loop. To achieve optimum performance, follow the design considerations in *Application information*.

#### Cycle-by-cycle current limitation

The device features cycle-by-cycle current limitation to protect the switches and external components in case of a fault condition. If the current reaches a defined current threshold, then the peak current monitoring turns off the high-side switch. The device also monitors the current in the low side switch. If the current in the low side switch exceeds the overcurrent threshold at the end of the switching period, then the device does not turn on the high side switch in the subsequent switching period. This allows the device to work as a constant current source.



If the current in the inductor exceeds the overcurrent protection threshold for a defined time  $t_{R1OCP}$ , then the device signalizes an overcurrent timeout event through an interrupt (**OCSF1.BUCK1OCW**). It is up to the application to decide how to react in this situation, for example by shutting down the converter.

#### **Overtemperature protection**

The converter includes an overtemperature warning and shutdown function to protect the device against damage. If the junction temperature exceeds the overtemperature warning threshold, the device sets an overtemperature warning flag **OTSF1.BUCK10TW** and it generates an interrupt. If the junction temperature continues to rise and exceeds the overtemperature shutdown threshold, then the converter shuts down and generates a thermal shut-down (TSD) event. It sets the **OTSF0.BUCK10T** status flag, which the microcontroller can read after the device enters ACTIVE state again.

**OTSTATO.BUCK10TW** contains the current status of the overtemperature warning. **OTSF1.BUCK10TW** contains the latched information.

#### Soft start

The integrated soft start feature limits the inrush current and allows for a smooth startup of the converter. The device supports power-sequencing with the other output rails, see *Power sequencing and soft start*.



### 4.1.2 Electrical characteristics Buck1

#### Table 5Electrical characteristics Buck1

 $T_{\rm j}$  = -40°C to 150°C;  $V_{\rm R1VSx}$  = 3.7 V to 35 V; all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Parameter	Symbol		Values		Unit	Note or condition	Number
		Min.	Тур.	Max.			
Input voltage – TLF30681QVS01	V <sub>R1VSx</sub>	3.7	12	35	V	<i>V</i> <sub>R1FB</sub> = 3.3 V	P_4.1.2.1
Output voltage – TLF30681QVS01	V <sub>R1FB</sub>	-	3.3	-	V	-	P_4.1.2.2
Output voltage tolerance	V <sub>R1FB,TOL</sub>	-2	-	+2	%	-	P_4.1.2.9
Maximum output current	I <sub>R1IOUT</sub>	2.3	-	-	А	$5.0 \text{ V} \le V_{\text{R1VSx}} \le 35 \text{ V}$	P_4.1.2.12
Maximum output current – derated	I <sub>R1IOUT,DR</sub>	1.3	-	-	A	$3.7 \text{ V} \le V_{\text{R1VSx}} < 5.0 \text{ V}$	P_4.1.2.13
High-side switch on- resistance	R <sub>DSOn,R1HS</sub>	-	105	-	mΩ	$5.0 \text{ V} \le V_{\text{R1VSx}} \le 35 \text{ V}$	P_4.1.2.40
High-side switch on- resistance derated	R <sub>DSOn,R1HS,D</sub>	-	-	-	mΩ	$3.7 \text{ V} \le V_{\text{R1VSx}} \le 5.0 \text{ V}$	P_4.1.2.41
Low-side switch on- resistance	R <sub>DSOn,R1LS</sub>	-	95	-	mΩ	$5.0 \text{ V} \le V_{\text{R1VSx}} \le 35 \text{ V}$	P_4.1.2.42
Low-side switch on- resistance derated	R <sub>DSOn,R1LS,D</sub>	-	-	-	mΩ	$3.7 \text{ V} \le V_{\text{R1VSx}} < 5.0 \text{ V}$	P_4.1.2.43
Overcurrent protection threshold	I <sub>R1OCP</sub>	-	-	4.5	A	-	P_4.1.2.22
Overcurrent timeout	t <sub>R1OCP</sub>	95	100	115	μs	-	P_4.1.2.23
Minimum on-time	t <sub>R1SWx</sub>	50	58	72	ns	Minimum on-time for internal high side control signal. The actual on-time on the R1SWx pins depends on the application design.	P_4.1.2.25
Overtemperature warning threshold	T <sub>j,R1OT,WRN</sub>	130	145	160	°C	<sup>9)</sup> Τ <sub>j</sub> increasing	P_4.1.2.26
Overtemperature warning threshold	T <sub>j,R1OT,WRN</sub>	120	135	150	°C	<sup>9)</sup> T <sub>j</sub> decreasing	P_4.1.2.27
Overtemperature shutdown threshold	T <sub>j,R1OT,FLT</sub>	175	190	205	°C	<sup>9)</sup> T <sub>j</sub> increasing	P_4.1.2.28
Overtemperature shutdown threshold	T <sub>j,R1OT,FLT</sub>	165	180	195	°C	<sup>9)</sup> T <sub>j</sub> decreasing	P_4.1.2.29

<sup>9</sup> Not subject to production test, specified by design.



#### Table 5 Electrical characteristics Buck1 (continued)

 $T_j$  = -40°C to 150°C;  $V_{R1VSx}$  = 3.7 V to 35 V; all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Parameter	Symbol		Values			Note or condition	Number
		Min.	Тур.	Max.	_		
Bootstrap capacitor	C <sub>R1BST</sub>	-	100	-	nF	-	P_4.1.2.30
External power stage compo	onents	·					
Effective inductance	L <sub>R1</sub>	2.64	3.3	4.0	μH	10)	P_4.1.2.33
Effective output capacitance	C <sub>R1</sub>	75	100	240	μF	10)11)	P_4.1.2.35
ESR of output capacitance	R <sub>R1C</sub>	0	5	30	mΩ	-	P_4.1.2.36

<sup>&</sup>lt;sup>10</sup> For additional information on the allowed L, C combinations see *Application information*.

<sup>&</sup>lt;sup>11</sup> Effective capacitance including derating over the temperature range, bias voltage and aging. Electrolytic capacitors as well as ceramic capacitors are supported.



## 4.1.3 Typical performance characteristics Buck1

Buck1 output voltage  $V_{R1FB}$  versus load current  $I_{R1IOUT}$ 



Buck1 output voltage  $V_{R1FB}$  versus supply voltage  $V_{R1VSx}$  (drop-out region)





### 4.2 Post-regulator step-down converter Buck2

## 4.2.1 Functional description Buck2

The low-voltage step-down regulator Buck2 converts the output voltage of Buck1 to the VBuck2 voltage. A synchronous, current-mode-controlled buck converter with internal P-/N-MOS power stage is integrated for this purpose. An internal voltage divider sets the output voltage. Internal compensation allows for fast loop performance across a wide range of output capacitance. No external tuning of the loop is required. The design supports ceramic capacitors as well as electrolytic capacitors. For detailed information on the selection of the external power stage components, such as the inductor and the filter capacitors for input and output, see *Application information*.

Synchronization of the switching frequency with the other integrated converters as well as an external synchronization signal is included. Various protection features, for example overcurrent detection, overtemperature detection and overvoltage detection, are designed to prevent damage to the converter due to fault conditions.

#### Loop compensation

The integrated loop compensation requires no external components. The dynamic performance of the system is a function of the power stage components and the internal compensation loop. To achieve optimum performance, follow the design considerations in *Application information*.

#### Cycle-by-cycle current limitation

The device features cycle-by-cycle current limitation to protect the switches and external components in case of fault condition. If the current reaches a defined threshold, then the peak current monitoring turns off the high-side switch. The device also monitors the current in the low side switch. If the current in the low side switch exceeds the overcurrent threshold at the end of the switching period, then the device does not turn on the high side switch in the subsequent switching period. This allows the device to work as a constant current source. If this condition persists for a defined time, then the device signalizes an overcurrent timeout event  $t_{R2OCP}$ 

through an interrupt **OCSF1.BUCK2OCW**. It is up to the application to decide how to react in this situation, for example by shutting down the converter.

#### **Overtemperature protection**

The converter includes an overtemperature warning and shutdown function to protect the device against damage. If the junction temperature exceeds the overtemperature warning threshold, then the device sets an overtemperature warning flag **OTSF1.BUCK2OTW** and it generates an interrupt. If the junction temperature continues to rise and exceeds the overtemperature shutdown threshold, then the converter shuts down and generates a thermal shut-down (TSD) event. The device sets the **OTSF0.BUCK2OT** status flag, which the microcontroller can read after the device enters ACTIVE state again.

**OTSTATO.BUCK20TW** contains the current status of the overtemperature warning. **OTSF1.BUCK20TW** contains the latched information.

#### Output voltage adjustment via SPI

The device features output voltage adjustment via SPI. Therefore, the microcontroller can adjust the output voltage during ACTIVE state using the registers *B2VCTRL*, *B2VCTRLN*. Changes to the output voltage must be limited to 50 mV at a time. This means that the register values of *B2VCTRL* and *B2VCTRLN* must only be increased or decreased by steps of 1. This is important to avoid false triggering of a Buck2 UV or Buck2 OV event. The settling time of the output voltage for a 50 mV step is 50 µs typically, but it may be longer depending on the output filter selection and the load current condition.

#### Automatic use detection



The integrated automatic use detection for Buck2 allows the system to tell, whether the application uses Buck2. The device checks the input voltage on the R2VSx pins prior to startup of Buck2. If the pins are connected to the output voltage, then a voltage above the detection threshold is present at the pins and the device assumes that the application requires Buck2. *HWDECTO.BUCK2AVA* stores the result of the detection in order to allow the microcontroller to verify correct detection for the specific application and to differentiate the result from a possible fault present on the PCB.

To indicate to the device that the application does not require Buck2, connect the R2VSx pins to R2PGx.

#### Soft start

The integrated soft start feature limits the inrush current and allows for a smooth startup of the converter. The device supports power-sequencing with the other output rails, see *Power sequencing and soft start*.



### 4.2.2 Electrical characteristics Buck2

#### Table 6Electrical characteristics Buck2

 $T_{\rm j}$  = -40°C to 150°C;  $V_{\rm R1VSx}$  = 3.7 V to 35 V; all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Parameter	Symbol		Values			Note or condition	Number
		Min.	Тур.	Max.			
Input voltage	V <sub>R2VSx</sub>	2.9	V <sub>R1FB</sub>	4.0	V		P_4.2.2.1
Output voltage adjustment range	V <sub>R2FB,RANGE</sub>	0.9	-	1.3	V	-	P_4.2.2.3
Output voltage adjustment step size	V <sub>R2FB,STEP</sub>	-	50	-	mV	$V_{\rm R2FB} = V_{\rm R2FB,RANGE}$	P_4.2.2.4
Output voltage tolerance	V <sub>R2FB,TOL</sub>	-2	-	+2	%	-	P_4.2.2.10
Maximum output current	I <sub>R2IOUT</sub>	1.0	-	-	Α	-	P_4.2.2.12
High-side switch on- resistance	R <sub>DSOn,R2HS</sub>	-	190	-	mΩ	V <sub>R2VSx</sub> = 3.3 V	P_4.2.2.32
Low-side switch on- resistance	R <sub>DSOn,R2LS</sub>	-	115	-	mΩ	<i>V</i> <sub>R2VSx</sub> = 3.3 V	P_4.2.2.33
Overcurrent protection threshold	I <sub>R2,OCP</sub>	-	-	3	A	-	P_4.2.2.19
Overcurrent timeout	t <sub>R2,OCP</sub>	95	100	115	μs	-	P_4.2.2.20
Minimum on-time	t <sub>R2SWx</sub>	64	79	87	ns	Minimum on-time for internal high side control signal. The actual on-time on the R2SWx pins depends on the application design.	P_4.2.2.22
Overtemperature warning threshold	T <sub>j,R2OT,WRN</sub>	130	145	160	°C	<sup>12)</sup> T <sub>j</sub> increasing	P_4.2.2.23
Overtemperature warning threshold	T <sub>j,R2OT,WRN</sub>	120	135	150	°C	<sup>12)</sup> T <sub>j</sub> decreasing	P_4.2.2.24
Overtemperature shutdown threshold	T <sub>j,R2OT,FLT</sub>	175	190	205	°C	<sup>12)</sup> T <sub>j</sub> increasing	P_4.2.2.25
Overtemperature shutdown threshold	T <sub>j,R2OT,FLT</sub>	165	180	195	°C	<sup>12)</sup> <i>T</i> <sub>j</sub> decreasing	P_4.2.2.26
External power stage compo	onents		·				
Effective inductance	L <sub>R2</sub>	1.2	2.2	4.0	μH	13)	P_4.2.2.28
Effective output capacitance	C <sub>R2</sub>	52	66	120	μF	13)14)	P_4.2.2.30

<sup>&</sup>lt;sup>12</sup> Not subject to production test, specified by design.

<sup>&</sup>lt;sup>13</sup> For additional information on the allowed L, C combinations see *Application information*.



#### Power converters and power management

#### Table 6 Electrical characteristics Buck2 (continued)

 $T_{\rm j}$  = -40°C to 150°C;  $V_{\rm R1VSx}$  = 3.7 V to 35 V; all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Parameter	Symbol		Values			Note or condition	Number
		Min.	Тур.	Max.			
ESR of output capacitance	R <sub>R2C</sub>	0	5	30	mΩ	-	P_4.2.2.31

<sup>&</sup>lt;sup>14</sup> Effective capacitance including derating over the temperature range, bias voltage and aging. Electrolytic capacitors as well as ceramic capacitors are supported.



## 4.2.3 Typical performance characteristics Buck2

Buck2 output voltage V<sub>R2FB</sub> versus load current I<sub>R2IOUT</sub>





### 4.3 Post-regulator step-up converter Boost1

### 4.3.1 Functional description Boost1

The device integrates a dedicated step-up converter to generate a 5 V output voltage rail from the Buck1 voltage. The converter uses an asynchronous boost topology with internal low-side switch and an external diode.

Synchronization of the switching frequency with the other integrated converters as well as an external synchronization signal is included.

#### Loop compensation

The integrated loop compensation requires no external components. For information on the selection of the external components see *Application information*.

#### **Overcurrent protection**

The integrated overcurrent protection is designed to protect the internal low-side switch of the boost converter. Due to the nature of the boost topology the boost output rail is not protected against a short circuit directly. However, indirect protection via an undervoltage protection and current limitation of the front-end converter Buck1 is available.

#### Automatic use detection

The integrated automatic use detection allows the system to tell, whether the application uses Boost1. The device checks the input voltage on the R3FB pin prior to startup of Boost1. If the R3FB pin is connected to the output voltage of Buck1 through the boost inductor and rectifying diode, then a voltage above the detection threshold is present at the pin and the device assumes that the application requires Boost1. *HWDECTO.BOOST1 AVA* stores the result of the detection in order to allow the microcontroller to verify correct detection for the specific application and differentiate the result from a possible fault present on the PCB.

To indicate to the device that the application does not require Boost1, connect the R3FB pin to R3PG.



### 4.3.2 Electrical characteristics Boost1

#### Table 7Electrical characteristics Boost1

 $T_j$  = -40°C to 150°C;  $V_{R1VSx}$  = 3.7 V to 35 V; all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Parameter	Symbol		Values		Unit	Note or condition	Number
		Min.	Тур.	Max.			
Input voltage	V <sub>R3VS</sub>	2.7	V <sub>R1FB</sub>	4.5	V	-	P_4.3.2.1
Output voltage	V <sub>R3FB</sub>	-	5.0	-	V	-	P_4.3.2.2
Output voltage tolerance	V <sub>R3FB,TOL</sub>	-2	-	2	%	-	P_4.3.2.3
Maximum output current	I <sub>R3IOUT</sub>	250	-	-	mA	-	P_4.3.2.4
Overcurrent detection threshold	I <sub>R3,OCP</sub>	740	820	900	mA	-	P_4.3.2.5
Overcurrent timeout	t <sub>R3,OCP</sub>	170	220	260	μs	-	P_4.3.2.6
External power stage compo	onents						
Effective inductance	L <sub>R3</sub>	3.8	6.8	9.8	μH	15)	P_4.3.2.8
Effective output capacitance	C <sub>R3</sub>	5.5	10	18	μF	15)16)	P_4.3.2.1
ESR of output capacitance	R <sub>R3C</sub>	1	20	50	mΩ	-	P_4.3.2.1

<sup>&</sup>lt;sup>15</sup> For additional information on the allowed L, C combinations see *Application information*.

<sup>&</sup>lt;sup>16</sup> Effective capacitance including derating over the temperature range, bias voltage and aging. Electrolytic capacitors as well as ceramic capacitors are supported.



## 4.3.3 Typical performance characteristics Boost1

Boost1 output voltage V<sub>R3FB</sub> versus load current I<sub>R3IOUT</sub>





### 4.4 Support of external voltage rails

The device supports monitoring of two externally generated voltage rails via voltage monitors. Each voltage monitor consists of an enable pin VMxEN to control the respective regulator and a monitoring input pin VMxFB to monitor the respective voltage rail. The expected voltage on the monitoring input is fixed. If higher voltages is to be monitored, an external voltage divider may be used to reduce the voltage to the expected range.

#### Automatic use detection

The integrated automatic use detection for each voltage monitor allows the system to tell, whether the application uses it.

If the device can drive the respective enable pin "high", then it device assumes that an external power regulator is connected and that the voltage monitoring is used. *HWDECTO.VM1AVA* and *HWDECTO.VM2AVA* store the result of the detection, respectively, in order to allow the microcontroller to verify correct detection for the specific application and differentiate the result from a possible fault condition on the PCB.

To indicate to the device that the application does not require a voltage monitor, connect the respective enable pin VMxEN to ground.

## 4.4.1 Electrical characteristics support of external voltage rails

#### Table 8 Electrical characteristics external voltage rails

 $T_j$  = -40°C to 150°C,  $V_{R1VSx}$  = 9 V to 25 V all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Parameter	Symbol	Symbol Values			Unit	Note or condition	Number
		Min.	Тур.	Max.			
Enable signal VMxEN							
Output level – "high"	V <sub>VMxEN,high</sub>	0.7	-	-	VIOVDD	I <sub>VMxEN</sub> = -7 mA	P_4.4.0.1
Output level – "low"	V <sub>VMxEN,low</sub>	_	-	0.7	V	I <sub>VMxEN</sub> = -5.5 mA	P_4.4.0.2
Internal pull-down current	I <sub>VM×EN</sub>	10	-	-	μA	<i>V</i> <sub>VMxEN</sub> = 0.8 V	P_4.4.0.3
Monitoring signals VMxFB							
Nominal input voltage	V <sub>VMxFB,nom</sub>	-	0.8	-	V	17)	P_4.4.0.4
Input pull-up current	I <sub>VMxFB</sub>	-	100	130	nA	<i>V</i> <sub>VMxFB</sub> = 0.8 V	P_4.4.0.5

<sup>&</sup>lt;sup>17</sup> For information on the monitoring thresholds please refer to *Table 14* in *Monitoring of external voltage rails*.



#### **Central functions**

## 5 Central functions

### 5.1 Supply voltages

The device generates an internal supply voltage from the voltage supplied at the R1VSx pins. This supply voltage R1BTSV power the driver circuit for the power switches of Buck1. R1BTSV cannot be used to supply any external load.

A ceramic capacitor for decoupling must be placed between R1BTSV and the respective ground pin in order to handle the dynamic gate drive current of the power switches.

A supply voltage is required at the IOVDD pin in order to operate the digital outputs of the device, see *Microcontroller interface supply IOVDD pin*.

### 5.1.1 Electrical characteristics supply voltages

#### Table 9Electrical characteristics supply voltages

 $T_j$  = -40°C to 150°C;  $V_{R1VSx}$  = 3.7 V to 35 V; all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Parameter	Symbol	nbol Values				Note or condition	Number
		Min.	Тур.	Max.			
Decoupling capacitor for int	ernal supply		1		-		
Internal supply decoupling – connect between R1BTSV and GND	C <sub>R1BTSV</sub>	0.8	1.0	1.2	μF	-	P_5.1.1



#### **Central functions**

## 5.2 Enable functionality

The device features an enable functionality which allows powering up the device using the ENA pin. For example, the ENA pin can be connected to the outside of the ECU or to a wake output of a CAN transceiver.

The ENA pin is level-sensitive with a duration-based deglitching. "High" indicates the enabled state. If the voltage at the ENA pin is above the enable detection threshold  $V_{\text{ENA,high}}$  for a minimum time of  $t_{\text{ENA,det}}$ , then the device considers the enable signal "high", see *Figure 4*. A signal above the detection threshold for a duration shorter than  $t_{\text{ENA,filt}}$  is not a valid "high" signal.

If the voltage at the ENA pin is below  $V_{\text{ENA,low}}$  for a minimum time of  $t_{\text{ENA,det}}$ , then the device considers the enable signal "low". A signal below the detection threshold for a duration shorter than  $t_{\text{ENA,filt}}$  is not a valid "low" signal.

The device incorporates an enable event detection, where a "low" to "high" transition or a "high" to "low" transition of the enable signal is considered an enable event. Upon detection of an enable event the device generates an interrupt *SYSSF1-QM.ENA*. Depending on the device state, an enable event can trigger a state transition (see *State transitions and trigger signals*), for example to power up the device.

An enable event does not disable the device automatically. It is up to the microcontroller to react to the generated interrupt and react accordingly.

*VMONSTATO.ENA* stores the state of the enable signal, which the microcontroller can use to determine the current state of the enable signal. This information can be used to differentiate between an enable or disable condition on ECU level.



Figure 4

Enable signal - enable event timing

## 5.2.1 ENA pin configurability

The functionality of the ENA pin can be configured by the microcontroller as edge-triggered or level-sensitive in register *DEVCFG0.ENA\_CONFIG*.



#### **Central functions**

The ENA pin is by default configured to be edge triggered. The device can then only detect an ENA event, if the voltage on the pin rises from "low" to "high".

If the configuration of the ENA pin is set to level-sensitive, then the device automatically re-enters the ACTIVE state from any state if the ENA pin is "high". This means that the device automatically returns to ACTIVE state after a HARD reset event or after entering a LOCKED state with the ENA pin configured to level-sensitive as long as the ENA pin is "high".

The ENA pin must be "low" as a prerequisite for the device to enter DISABLED state from ACTIVE state. If the device enters the DISABLED state on an SPI request to *DEVCTRL/DEVCTRLN*, then the device resets the *DEVCFGO* register to the default value. The device can therefore only recognize an ENA event in DISABLED state if the ENA pin has a "low" to "high" transition.

## 5.2.2 Electrical characteristics enable

#### Table 10Electrical characteristics enable

 $T_j$  = -40°C to 150°C;  $V_{R1VSx}$  = 3.7 V to 35 V; all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Parameter	Symbol		Values		Unit	Note or condition	Number
		Min.	Тур.	Max.			

#### **Enable signal ENA**

Input voltage "high"	V <sub>ENA,high</sub>	1.30	1.60	2.00	V	V <sub>ENA</sub> increasing	P_5.2.1
Input voltage "low"	V <sub>ENA,low</sub>	1.00	1.20	1.40	V	V <sub>ENA</sub> decreasing	P_5.2.2
Input voltage hysteresis	V <sub>ENA,hys</sub>	200	375	_	mV	-	P_5.2.8
Input current "high"	I <sub>ENA,high</sub>	-	3	5	μA	$V_{\rm ENA} \ge 2  \rm V$	P_5.2.4
Input current "low"	I <sub>ENA,low</sub>	-	-	0.1	μA	$V_{\rm ENA} \leq 1  \rm V$	P_5.2.5
Enable signal, filtering time	t <sub>ENA,filt</sub>	_	-	20	μs	-	P_5.2.6
Enable signal, detection time	t <sub>ENA,det</sub>	40	-	-	μs	-	P_5.2.7


# 5.2.3 Typical performance characteristics enable

ENA pin input voltage thresholds  $V_{\text{ENA}}$  versus junction temperature  $T_{j}$ 





## 5.3 Power sequencing and soft start

The individual output rails are power sequenced to reduce the inrush current during power-up. The device uses a passive power sequencing method where it enables the individual rails when the preceding rail is within its total operating band, that is between the respective undervoltage and overvoltage fault thresholds.

Sequence of the output rails:

- Buck1
- Buck2, Boost1
- (VM1), (VM2)

Power sequencing is active any time a power rail is enabled or disabled, for example at the transition to ACTIVE. If the device detects via the automatic use detection that a rail is not active, then power sequencing skips this rail and proceeds with the subsequent rail.

The following conditions must be fulfilled for the power sequence to proceed with the next stage:

- The output voltage on the individual rails must be above the undervoltage threshold
- The rise time must be completed before the next stage is reached

For example, during ramp-up of Buck1 the device waits until its output voltage exceeds the undervoltage threshold and until the rise time  $t_{Buck1}$  has elapsed before it initiates the ramping of Buck2 and Boost1. Under normal operating conditions the output voltage on Buck1, Buck2 and Boost1 cross their respective undervoltage thresholds before the rise time has elapsed.

As soon as the device enables a rail, it also enables the corresponding undervoltage monitoring. However, the device only indicates an undervoltage event once, when the voltage rail crosses the undervoltage threshold for the first time. The short-to-ground detection is active and the device uses it as a timeout function for the power sequencing process. If a voltage rail is not valid within the short-to-ground detection time, then the device indicates a fault event. Depending on the configured response to the short-to-ground event (see *Table 25*), the device may either move into a different state or continue operation and power sequencing.



## **Central functions**



#### Figure 5 Power sequencing

The device releases the microcontroller reset signal with a configurable delay once the microcontroller supply voltage is within the operating band for a selectable time period *DEVCFG0.RESDEL*. For generation of the microcontroller reset signal (ROT) see *Reset generation (ROT signal)*.

The external voltage regulator monitored by VM1 must have a rise time,  $t_{VM1}$ , that is shorter than the short-toground detection time,  $t_{VM1,StG}$ , see *Table 14*.



# 5.3.1 Electrical characteristics power sequencing and soft start

## Table 11 Electrical characteristics power sequencing and soft start

Parameter	Symbol		Values		Unit	Note or condition	Number
		Min.	Тур.	Max.			
Internal device startup time	t <sub>STARTUP</sub>	-	300	_	μs	-	P_5.3.1
Output voltage rise time Buck1	t <sub>BUCK1</sub>	-	640	-	μs	V <sub>BUCK1</sub> = 3.3 V	P_5.3.2
Output voltage rise time Buck2	t <sub>BUCK2</sub>	-	320	-	μs	V <sub>BUCK2</sub> = 1.25 V	P_5.3.4
Output voltage rise time Boost1	t <sub>BOOST1</sub>	-	640	-	μs	V <sub>BUCK1</sub> = 3.3 V, V <sub>BOOST1</sub> = 5.0 V	P_5.3.5



## 5.4 Frequency generation and clock synchronization

The integrated clock generation and a clock manager generate the switching frequencies for the integrated converters. The device support synchronization to an external clock signal as well as generation of the synchronization signal for external circuits. All all converters support spread spectrum modulation for improved EMC and EMI.





**Clock generation and clock manager** 

## Main frequency generation

*Figure 6* shows that the internal clock generation uses an internal main frequency to derive the switching frequency for the power converters and the external synchronization signal. *CLKCFG1* allows to adjust the main frequency of the system within a given range.



#### Synchronization

The power converters can be synchronized to an external clock signal (SYNCI) to improve EMC and EMI performance and to reduce cross-talk to the loads.

**Table 12** shows the specification of the signal. The clock manager synchronizes the switching frequency to this signal according to the configuration in the SPI registers. The synchronization functionality is disabled by default.

To enable synchronization of the switching frequency, an external reference signal is required at the SYNCI pin and the synchronization functionality must be enabled via SPI. The external clock source must not be removed while the device is running in synchronized mode.

The device supports a dynamic change of the synchronization frequency during synchronization mode with minimal disturbance of the output voltage. It is recommended to keep the same phase and change the switching frequency with the next rising edge of the synchronization signal to minimize the impact on the output voltage. The output voltage settles within a maximum time of 50 µs.

The synchronization output signal SYNCO can be used to synchronize an external switched-mode post-regulator to the device. The output frequency is equal to the switching frequency of Buck1. The synchronization signal has a 50% duty cycle with a selectable phase shift of 0° or 180° with respect to the main clock. The synchronization output is disabled by default. The synchronization output can be enabled via SPI.

*CLKCFG0* allows to adjust the phase shift between the individual converters. The phase shift is defined between rising edge of the clock signal and the rising edge of the switch node for the buck converters and the falling edge of the boost converter respectively. Furthermore the converters Buck1 and Buck2, as well as SYNCO can be controlled independently with a phase shift of 0° or 180° with respect to the main clock.

## Spread spectrum

The device incorporates spread spectrum in order to improve EMC and EMI performance. Spread spectrum is applied to the main clock source, so it supports all power converters. Spread spectrum is disabled by default. *CLKCFG0.SSEN* allows to enable spread spectrum.

# 5.4.1 Electrical characteristics frequency generation and clock synchronization

#### Table 12 Electrical characteristics frequency generation and clock synchronization

Parameter	Symbol		Values		Unit	Note or condition	Number
		Min.	Тур.	Max.			
Internal clock source	1						
Frequency	f <sub>MAIN</sub>	1800	2200	2500	kHz	Switching frequency selectable via SPI	P_5.4.1
Frequency tolerance	f <sub>MAIN,tol</sub>	-10	-	10	%	-	P_5.4.3
Frequency adjustment step size	f <sub>MAIN,step</sub>	-	100	-	kHz	-	P_5.4.4
Synchronization input sign	al SYNCI <sup>18)</sup>						·
Input level "high"	V <sub>SYNCI, high</sub>	0.7	-	-	VIOVDD	V <sub>SYNCI</sub> increasing	P_5.4.5



## Table 12 Electrical characteristics frequency generation and clock synchronization (continued)

Parameter	Symbol		Values		Unit	Note or condition	Number
		Min.	Тур.	Max.	_		
Input level "low"	V <sub>SYNCI, low</sub>	-	-	0.8	V	V <sub>SYNCI</sub> decreasing	P_5.4.6
Input level hysteresis	V <sub>SYNCI, hys</sub>	-	0.06	-	VIOVDD	-	P_5.4.7
Input capacitance	C <sub>SYNCI</sub>	-	4	15	pF	19)	P_5.4.8
Frequency range	f <sub>Sync</sub>	1600	2200	2800	kHz	-	P_5.4.9
Duty cycle		40	50	60	%	-	P_5.4.10
Phase delay between SYNCIN and switching edges		-	30	-	ns	-	P_5.4.11
Output voltage settling time	t <sub>Sync</sub>	-	-	50	μs	-	P_5.4.12
Synchronization output sigr			-				
Output level "high"	V <sub>SYNCO, high</sub>	0.7	-	-	VIOVDD	l <sub>IOVDD</sub> = -7 mA	P_5.4.13
Output level "low"	V <sub>SYNCO, low</sub>	-	-	0.7	V	/ <sub>IOVDD</sub> = -5.5 mA	P_5.4.14
Frequency		-	f <sub>MAIN</sub>	-		-	P_5.4.15
Duty cycle		-	50	-	%	-	P_5.4.16
Spread spectrum modulatio	'n		-1	-1			
Maximum modulation variation from f <sub>MAIN,Range</sub>		-7.5	-	7.5	%	5 steps	P_5.4.22
Modulation frequency		-	9	-	kHz	-	P_5.4.23
							•

<sup>&</sup>lt;sup>18</sup> The voltage levels on this pin are dependent on the IOVDD supply voltage provided (see *Microcontroller interface supply IOVDD pin*).

<sup>&</sup>lt;sup>19</sup> Not subject to production test, specified by design.



# 5.4.2 Typical performance characteristics frequency generation

Switching frequency  $f_{MAIN}$  versus junction temperature  $T_{j}$ 





## 5.5 IOVDD - overvoltage detection and undervoltage detection

The IOVDD pin is the supply voltage input for the communication interface towards the microcontroller. The pin can be supplied from one of the voltages generated by the TLF30681QVS01.

The TLF30681QVS01 monitors the voltage on the IOVDD pin. An overvoltage event or an undervoltage event triggers a reset and pulls ROT to GND. As long as no reset event occurs, ROT is "high" ( $V_{IOVDD}$ ) due to an internal pull-up resistor and follows  $V_{IOVDD}$ . *Figure 7* shows an example of various events with delay and deglitching times.

In addition the TLF30681QVS01 also features a short-to-ground detection for the IOVDD voltage. If the IOVDD voltage is below the undervoltage threshold for a period longer the short-to-ground detection time, then the device generates a short-to-ground event. A short-to-ground event on IOVDD triggers a hard reset in the device and the *SYSSF0-QM.IOVDDUV*.



Figure 7

Overvoltage detection and undervoltage detection

# 5.5.1 Electrical characteristics IOVDD - overvoltage detection and undervoltage detection

## Table 13 Electrical characteristics IOVDD - overvoltage detection and undervoltage detection

Parameter	Symbol	Symbol Values			Unit	Note or condition	Number
		Min.	Тур.	Max.			
IOVDD - overvoltage threshold	V <sub>IOVDD,OV</sub>	5.5	-	5.8	V	-	P_5.6.1
IOVDD - overvoltage hysteresis	V <sub>IOVDD,OV,Hys</sub>	0.4	-	2.25	%	-	P_5.6.2
IOVDD - undervoltage threshold	V <sub>IOVDD,UV</sub>	2.74	-	2.86	V	-	P_5.6.3



# Table 13Electrical characteristics IOVDD - overvoltage detection and undervoltage detection<br/>(continued)

Parameter	Symbol	Values			Unit	Note or condition	Number
		Min.	Тур.	Max.			
IOVDD - undervoltage hysteresis	V <sub>IOVDD,UV,Hys</sub>	0.4	-	2.25	%	-	P_5.6.4
Deglitching time	t <sub>IOVDD,deg</sub>	8	-	20	μs	-	P_5.6.5
Short-to-ground detection time	t <sub>IOVDD,StG</sub>	3.6	4.0	4.4	ms	-	P_5.6.6



# 6 Monitoring functions

The device incorporates various features for using the device as a supply backbone:

- Integrated voltage monitors for the output voltages, see Voltage monitoring
- Integrated window watchdog for supervising microcontroller timing, see Window watchdog

## 6.1 Voltage monitoring

## 6.1.1 Monitoring of R1VSx battery supply

If the battery voltage drops below  $V_{R1VSx,UV}$ , then the undervoltage monitoring feature for R1VSx sets the SPI status flag *GSF.R1VSxUV*.

## 6.1.2 Monitoring of output voltages

The voltage monitoring function supervises the voltages on the feedback pins R1FB, R2FB and R3FB of the switched-mode converters with respect to the thresholds for undervoltage and overvoltage, see *Table 14*.

The device does not detect a signal as a fault event, which crosses the respective thresholds for a time shorter than the deglitching time. When a signal crosses a threshold for a duration longer than the deglitching time, then the device generates an undervoltage event or an overvoltage event. If the voltage is below the undervoltage threshold for a duration longer than the short-to-ground detection time, then the device generates a short-to-ground event in addition. The monitoring also features deep undervoltage detection for Buck1 and Buck2. If the voltage on the feedback pins R1FB or R2FB drops below the deep undervoltage threshold for a duration longer than the deglitching time, then the device generates a short-to-ground event.

Depending on the type of fault, the device executes appropriate according actions, see **State transitions and trigger signals**.

When the device enables a power rail, it activates the respective voltage monitoring automatically. For information on the behavior during power sequencing see *Power sequencing and soft start*.

## 6.1.3 Monitoring of external voltage rails

The device supports monitoring of two external voltage rails on the pins VM1FB, VM2FB. The device compares external voltages using window comparators against predefined thresholds. These thresholds define levels relative to the assumed nominal input voltage, see *Table 14*. Resistor dividers are to be used to map the output voltage of the respective voltage rail externally.

Signals crossing the thresholds for a time shorter than the deglitching time are not detected as a fault event. When a signal crosses a threshold for a duration longer than the deglitching time, then the device generates an undervoltage event or an overvoltage event. If the voltage is below the undervoltage threshold for a duration longer than the short-to-ground detection time, then the device generates a short-to-ground event in addition.

Depending on the type of fault, the device executes appropriate according actions, see *State transitions and trigger signals*.

When the device enables a power rail, it activates the respective voltage monitoring automatically. For information on the behavior during power sequencing see *Power sequencing and soft start*.

If an overvoltage event or a short-to-ground event occurs, then the device shuts down the respective voltage rail to protect the load and the device.



## 6.1.4 Monitoring of internal supply voltages and bandgaps

The integrated voltage monitoring function monitors internal supply voltages in order to ensure proper operation. If proper operation can not be ensured, then the device reacts accordingly, see *Table 26*.

The device features two independent voltage references:

- for the voltage regulators
- for voltage monitoring

The device supervises the difference between the voltage references internally.

If the difference exceeds a predefined warning threshold, then the device generates an interrupt and sets one of the following status flags depending on the internal root cause: **SYSSF1-QM.BGWARN1** or **SYSSF1-QM.BGWARN 2**. Based on this information the system can be designed to react appropriately.

If the difference exceeds a predefined fault threshold, then the device shuts down and changes into FAULT state, as proper operation of the device can not be ensured. Depending on the internal root cause the device sets **SYSSF0-QM.BGFLT1** or **SYSSF0-QM.BGFLT2**.

## 6.1.5 Electrical characteristics voltage monitoring

#### Table 14Electrical characteristics voltage monitoring

Parameter	Symbol		Values		Unit	Note or condition	Number
		Min.	Тур.	Max.	1		
Input voltage battery sup	ply – (R1VSx-AG	ix)					
Undervoltage threshold	V <sub>R1VSx,UV</sub>	4.9	5.025	5.15	V	-	P_6.1.5.1
Output voltage Buck1 – (R	1FB-AGx)		l				
Overvoltage threshold	V <sub>Buck1,OV</sub>	+6.0	+8.0	+10	%	Referenced to Buck1 nominal output voltage V <sub>R1FB</sub>	P_6.1.5.3
Overvoltage hysteresis	V <sub>Buck1,OV,Hys</sub>	0.4	-	2.25	%	-	P_6.1.5.5
Undervoltage threshold	V <sub>Buck1,UV</sub>	-6.0	-8.0	-10	%	Referenced to Buck1 nominal output voltage V <sub>R1FB</sub>	P_6.1.5.7
Undervoltage hysteresis	V <sub>Buck1,UV,Hys</sub>	0.4	-	2.25	%	-	P_5.2.1.6
Deep undervoltage threshold	V <sub>Buck1,DUV</sub>	-38	-40	-42	%	-	P_6.1.5.9
Deep undervoltage hysteresis	V <sub>Buck1,DUV,Hy</sub> s	0.8	-	3.15	%	-	P_6.1.5.1
Deglitching time	t <sub>Buck1,deg</sub>	8	-	20	μs	-	P_6.1.5.1



## Table 14 Electrical characteristics voltage monitoring (continued)

 $T_{\rm j}$  = -40°C to 150°C;  $V_{\rm R1VSx}$  = 3.7 V to 35 V; all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Parameter	Symbol	Values			Unit	Note or condition	Number
		Min.	Тур.	Max.			
Short-to-ground detection time	t <sub>Buck1,StG</sub>	2.7	3.0	3.3	ms	-	P_6.1.5.12

### Output voltage Buck2 (R2FB-AGx)

Overvoltage threshold	V <sub>Buck2,OV</sub>	+6.0	+8.0	+10	%	Referenced to Buck2 nominal output voltage V <sub>R2FB</sub>	P_6.1.5.16
Overvoltage hysteresis	V <sub>Buck2,OV,Hys</sub>	0.4	-	2.25	%	-	P_6.1.5.18
Undervoltage threshold	V <sub>Buck2,UV</sub>	-6.0	-8.0	-10	%	Referenced to Buck2 nominal output voltage V <sub>R2FB</sub>	P_6.1.5.20
Undervoltage hysteresis	V <sub>Buck2,UV,Hys</sub>	0.4	-	2.25	%	-	P_6.1.5.22
Deep undervoltage threshold	V <sub>Buck2,DUV</sub>	-38	-40	-42	%	-	P_6.1.5.23
Deep undervoltage hysteresis	V <sub>Buck2,DUV,Hy</sub>	0.8	-	3.15	%	-	P_6.1.5.24
Deglitching time	t <sub>Buck2,deg</sub>	8	-	20	μs	-	P_6.1.5.25
Short-to-ground detection time	t <sub>Buck2,StG</sub>	2.7	3.0	3.3	ms	-	P_6.1.5.26

### Output voltage Boost1 - (R3FB-AGx)

Overvoltage threshold	V <sub>Boost1,OV</sub>	+6.0	+8.0	+10	%	Referenced to Boost1 nominal output voltage V <sub>R3FB</sub>	P_6.1.5.28
Overvoltage hysteresis	V <sub>Boost1,OV,Hy</sub>	0.4	-	2.25	%	-	P_6.1.5.30
Undervoltage threshold	V <sub>Boost1,UV</sub>	-6.0	-8.0	-10	%	Referenced to Boost1 nominal output voltage V <sub>R3FB</sub>	P_6.1.5.32
Undervoltage hysteresis	V <sub>Boost1,UV,Hy</sub> s	0.4	-	2.25	%	-	P_6.1.5.34
Deglitching time	t <sub>Boost1,deg</sub>	8	-	20	μs	-	P_6.1.5.35
Short-to-ground detection time	t <sub>Boost1,StG</sub>	2.7	3.0	3.3	ms	-	P_6.1.5.36

#### External voltage monitors VM1 (VM1FB-AGx)



## Table 14 Electrical characteristics voltage monitoring (continued)

 $T_j$  = -40°C to 150°C;  $V_{R1VSx}$  = 3.7 V to 35 V; all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Parameter	Symbol		Values		Unit	Note or condition	Number
		Min.	Тур.	Max.			
Overvoltage threshold	V <sub>VM1,OV</sub>	+6.0	+8.0	+10	%	Referenced to VM1 nominal reference voltage V <sub>VM1FB,nom</sub>	P_6.1.5.38
Overvoltage hysteresis	V <sub>VM1,OV,Hys</sub>	0.4	-	2.25	%	-	P_6.1.5.40
Undervoltage threshold	V <sub>VM1,UV</sub>	-6.0	-8.0	-10	%	Referenced to VM1 nominal reference voltage V <sub>VM1FB,nom</sub>	P_6.1.5.42
Undervoltage hysteresis	V <sub>VM1,UV,Hys</sub>	0.4	-	2.25	%	-	P_6.1.5.44
Deglitching time	t <sub>VM1,deg</sub>	8	-	20	μs	-	P_6.1.5.45
Short-to-ground detection time	t <sub>VM1,StG</sub>	2.7	3.0	3.3	ms	-	P_6.1.5.46

#### External voltage monitor VM2 (VM2FB-AGx)

Overvoltage threshold	V <sub>VM2,OV</sub>	+6.0	+8.0	+10	%	Referenced to VM2 nominal reference voltage V <sub>VM2FB,nom</sub>	P_6.1.5.48
Overvoltage hysteresis	V <sub>VM2,OV,Hys</sub>	0.4	-	2.25	%	-	P_6.1.5.50
Undervoltage threshold	V <sub>VM2,UV</sub>	-6.0	-8.0	-10	%	Referenced to VM2 nominal reference voltage V <sub>VM2FB,nom</sub>	P_6.1.5.52
Undervoltage hysteresis	V <sub>VM2,UV,Hys</sub>	0.4	-	2.25	%	-	P_6.1.5.54
Deglitching time	t <sub>VM2,deg</sub>	8	-	20	μs	_	P_6.1.5.55
Short-to-ground detection time	t <sub>VM2,StG</sub>	2.7	3.0	3.3	ms	-	P_6.1.5.56

## 6.2 Thermal protection

The device incorporates multiple independent temperature sense elements to monitor its temperature, specifically of the high-voltage regulator Buck1 and the post-regulator Buck2. Please refer to the respective sections for more information on the individual blocks.

A third temperature sensor is located in the monitoring block of the device. *Table 15* shows the temperature thresholds for the sensor in the monitoring block.

While the device monitors temperature in the individual blocks, it collects the thermal shutdown (TSD) events of these measurements globally. The device sets an appropriate bit in the SPI registers **OTSFO** and **OTSF1** for each individual warning and fault event.

An overtemperature warning event for any of the three temperature sensors generates an interrupt for the microcontroller.



## Monitoring functions

A thermal shutdown event (TSD) for any of the three sensors triggers a move to the FAULT state. If a thermal shutdown event occurs, then the device extends the fault time to approximately one second (see *Table 27*) in order to allow the temperature to drop prior to the restart of the device.

## 6.2.1 Electrical characteristics temperature sensor monitoring block

## Table 15 Electrical characteristics temperature sensor monitoring block

Parameter	Symbol		Values		Unit	Note or condition	Number
		Min.	Тур.	Max.			
Overtemperature warning threshold	T <sub>j,MONOT,WRN</sub>	130	145	160	°C	<sup>20)</sup> <i>T</i> <sub>j</sub> increasing	P_6.2.0.1
Overtemperature warning threshold	T <sub>j,MONOT,WRN</sub>	120	135	150	°C	<sup>20)</sup> <i>T</i> <sub>j</sub> decreasing	P_6.2.0.2
Overtemperature fault threshold	T <sub>j,MONOT,FLT</sub>	175	190	205	°C	<sup>20)</sup> T <sub>j</sub> increasing	P_6.2.0.3
Overtemperature fault threshold	T <sub>j,MONOT,FLT</sub>	165	180	195	°C	<sup>20)</sup> T <sub>j</sub> decreasing	P_6.2.0.4

<sup>&</sup>lt;sup>20</sup> Not subject to production test, specified by design.



7

# Microcontroller interface and supervisory functions

This section describes the connections between the device and the microcontroller.

*Figure 8* shows that the microcontroller and the device use several signals for communication and for mutual monitoring of correct operation. An SPI configures the device and monitors status information. A dedicated interrupt signal of the device notifies the microcontroller about any interaction required. To ensure safe operation of the microcontroller a watchdog trigger line (WDI) is available. The device can use a reset-output signal (ROT) to reset the microcontroller if required.





Interface between device and microcontroller

## 7.1 Microcontroller interface supply IOVDD pin

The device can handle microcontrollers with different IO supply voltages. This is accommodated by a dedicated supply pin (IOVDD) at which the IO supply voltage is externally supplied to the device. This voltage then drives the logic output pins to the microcontroller. It is also used to determine the input thresholds for the input cells. The affected pins are:

- SCS
- SCL
- SDI
- SDO
- INT
- ROT



- WDI
- SYNCI
- SYNCO



# 7.1.1 Electrical characteristics microcontroller interface supply

## Table 16 Electrical characteristics microcontroller interface supply

 $T_{\rm j}$  = -40°C to 150°C;  $V_{\rm R1VSx}$  = 3.7 V to 35 V; all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Parameter	Symbol	Values		Unit	Note or condition	Number	
		Min.	Тур.	Max.			

## **Microcontroller interface**

Supply voltage	VIOVDD	3.0	-	5.5	V	-	P_7.1.1.1
Supply current	I <sub>IOVDD</sub>	_	2.5	-	mA	V <sub>IOVDD</sub> = 3.3 V; SDO, SDI and SCL switching at 10 MHz; SYNCI and SYNCO switching at 2.5 MHz; SCS, ROT, INT and WDI are static signals	P_7.1.1.2



# 7.2 Serial peripheral interface (SPI)

## 7.2.1 SPI introduction

The serial peripheral interface (SPI) is a synchronous serial data link that operates in full duplex mode. The SDI pin receives data from the microcontroller and the SDO pin transmits data to the microcontroller.

The device communicates in slave mode where the master, for example the microcontroller, provides a clock on the SCL pin and initiates the data frame. The device is addressed via a dedicated chip select line (SCS pin).

#### **Functional description SPI**

The data on pin SDI is captured on the falling edge of the SPI clock signal (pin SCL) and shifted on the rising edge of the SPI clock signal. The data on pin SDO is set on the falling edge of SPI clock signal (pin SCL) and shifted on the rising edge of the SPI clock signal. The SPI master is to capture the data on the falling edge of the SPI clock signal.

An SPI command consists of the following parts, see *Figure 9*:

- command bit CMD
- 6 address bits A0-A5
- 8 data bits D0-D7
- parity bit P

The SPI response for read operations consists of the following parts:

- command bit CMD
- 6 status bits S0-S5
- 8 data bits D0-D7
- parity bit P

For a write operation, the data read on SDI is looped back via SDO.



#### Figure 9 SPI frame format

The command bit in the SPI command is set to 1'b0 for a read and 1'b1 for a write operation. In the reply, the command bit is always set to 1'b1.

The parity bit P is calculated from the 15 data bits of the SPI message consisting of the CMD bit, the 6 address bits and the 8 data bits. The parity bit is set to '1', if the number of '1's in the data bits is odd, that is it is a XOR function of the 15 data bits. The receiver of the SPI message should verify the parity bit prior to processing the payload of the message.

The SPI performs several checks on the communication to ensure proper behavior:



- If a parity fault occurs, then the device ignores the data, sets the SPI status bit **SPISF.PAR** and generates an interrupt.
- If a write operation to an invalid address occurs, then the device ignores the data, sets the SPI status **SPISF.ADDR** and generates an interrupt.
- If a read operation from an invalid address occurs, then the device reads all data bits as zero and sets the parity bit to a wrong value in order to indicate an incorrect message to the SPI master. In addition the device sets the SPI status bit *SPISF.ADDR* and generates an interrupt.
- If a write operation with an incorrect number of SPI clock cycles occurs while SCS is "low", then the device ignores the data, sets the SPI status *SPISF.LEN* and generates an interrupt.
- If a read operation with an incorrect number of SPI clock cycles occurs, then the device sets the SPI status *SPISF.LEN* and generates an interrupt to indicate an invalid data message to the SPI master. The SDO pin provides the data during this operation. At the end of the message it indicates its correctness.
- If the frame duration exceeds the maximum frame time t<sub>SPI\_fl</sub>, then the device terminates communication by disabling the output driver of the SDO pin. In addition the device sets the SPI status bit *SPISF.DUR* and generates an interrupt.

The device initiates interrupts on SPI errors are only after SCS is driven "high" or after a frame timeout occurs.



## 7.2.2 SPI write access to protected registers

Certain registers are protected against accidental write operations.

Those protected registers are implemented in pairs, where a protected register (for example *PWDCFG0*) is used to store a configuration request, while an associated read-only register (for example *RWDCFG0*) is used to store the currently active configuration.

By default, write access to protected registers is disabled. The status of the protection can be checked using **PROTSTAT.LOCK**. Write access must be enabled using the UNLOCK sequence prior to updating the registers. After completing the register update, the configuration must be activated using the LOCK sequence. This disables the write access to the protected register and copies the data to the read-only registers.

After the LOCK sequence an internal configuration time of maximum of 60 µs must be considered to ensure that the new configuration is applied in the device.

Read access to protected configuration registers is always possible. Read operations invert the data.

The device does not support updating a single protected register. The microcontroller must ensure that all protected registers are configured properly by writing a new value into particular registers and by verifying the content of unchanged registers.

#### **UNLOCK** sequence

An UNLOCK sequence consists of four consecutive key bytes (1: AB<sub>H</sub>; 2: EF<sub>H</sub>; 3: 56<sub>H</sub>; 4: 12<sub>H</sub>) written into the *PROTCFG* register. The respective SPI write operations must be atomic, so that they are not interrupted by an SPI write operation to a different register. Read operations to any register are permitted. The progress of the UNLOCK sequence can be monitored in the *PROTCFG* register where the respective key bit is set for each correctly written key byte. If an incorrect UNLOCK sequence occurs due to a wrong key or an SPI write operation to a different address, then the device resets the UNLOCK sequence and clears all key bits. The device sets the *SPISF.LOCK* bit and generates an interrupt. The microcontroller must restart the UNLOCK sequence.

#### LOCK sequence

A LOCK sequence consists of four consecutive key bytes (1:  $DF_H$ ; 2:  $34_H$ ; 3:  $BE_H$ ; 4:  $CA_H$ ) written into the **PROTCFG** register. The respective SPI write operations must be atomic, so that they are not interrupted by an SPI write operation to a different register. Read operations to any register are permitted. The progress of the LOCK sequence can be monitored in the **PROTCFG** register where the respective key bit is set for each correctly written key byte. If an incorrect LOCK sequence occurs due to a wrong key or an SPI write operation to a different address, then the device resets the LOCK sequence and clears all key bits. The device sets the **SPISF.LOCK** bit and generates an interrupt. The microcontroller must restart the LOCK sequence.



# 7.2.3 SPI write initiated state transition request and regulator configuration

State machine transitions and configuration of output rails can be performed with direct write access to dedicated registers. A defined protocol protects the registers from unintended changes.

In order to request a state transition or a change of the configuration of an output rail the request data must be written to two separate, inverted registers (*DEVCTRL* and *DEVCTRLN*). The write operation must be atomic, with no other SPI write operation to a different address interrupting the initial write. The data is applied on the rising edge of the CS at the end of the second command.

If an invalid protocol occurs, then the device rejects the request, sets the SPI status flag *SPISF.DEVCTRL* and generates an interrupt.

The following conditions lead to invalid requests:

- An SPI write operation to a different address, which interrupts the write operation to *DEVCTRL* and *DEVCTRLN*
- The data in **DEVCTRL** and **DEVCTRLN** is not consistent

If an invalid state transition request occurs, according to the state machine in Chapter 8, then the device ignores the transition request without generating an interrupt. The device executes the change in configuration of output rails.

## 7.2.4 Configuration of Buck2 output voltage via SPI

The output voltage of Buck2 can be configured with direct write access to dedicated registers. A specific protocol is used to avoid unwanted changes to the registers.

In order to request a change of the Buck2 output voltage the configuration data must be written to two separate, inverted registers (*B2VCTRL* and *B2VCTRLN*). The write operation must be atomic with no other SPI write operation to a different address interrupting the initial write. The data is applied on the rising edge of the CS at the end of the second command.

If an invalid protocol occurs, the device rejects the request, sets the SPI status flag **SPISF.B2VCTRL** and generates an interrupt.

The following conditions lead to invalid requests:

- An SPI write operation to a different address, which interrupts the write operation to **B2VCTRL** and **B2VCTRLN**.
- The data in **B2VCTRL.B2VOUTF** and **B2VCTRLN.B2VOUTF** is not consistent.

If a Buck2 output voltage configuration request is invalid, then the device ignores the request without generating an interrupt.



# 7.2.5 SPI timing



Figure 10

SPI timing



## 7.2.6 Electrical characteristics SPI

## Table 17Electrical characteristics SPI

Parameter	Symbol	Values			Unit	Note or condition	Number
		Min.	Тур.	Max.			
SPI chip select SCS				1	_1	1	
Valid input level "high"	V <sub>SCS, high</sub>	0.7	-	-	VIOVDD	V <sub>SCS</sub> increasing	P_7.2.5.1
Valid input level "low"	V <sub>SCS, low</sub>	-	-	0.8	V	V <sub>SCS</sub> decreasing	P_7.2.5.2
Input hysteresis	V <sub>SCS, hys</sub>	_	0.06	-	VIOVDD	-	P_7.2.5.3
Pull-up current	I <sub>SCS</sub>	-180	-55	-	μA	$V_{\rm IOVDD} \le 5.0 \rm V$	P_7.2.5.4
Input capacitance	C <sub>SCS</sub>	-	4	15	pF	21)	P_7.2.5.5
SPI clock SCL							
Valid input level "high"	V <sub>SCL, high</sub>	0.7	-	-	VIOVDD	V <sub>SCL</sub> increasing	P_7.2.5.6
Valid input level "low"	V <sub>SCL, low</sub>	-	-	0.8	V	V <sub>SCL</sub> decreasing	P_7.2.5.7
Input hysteresis	V <sub>SCL, hys</sub>	-	0.06	-	VIOVDD	-	P_7.2.5.8
Pull-up current	I <sub>SCL</sub>	-180	-55	-	μA	$V_{\rm IOVDD} \le 5.0 \rm V$	P_7.2.5.9
Input capacitance	C <sub>SCL</sub>	-	4	15	pF	21)	P_7.2.5.10
SPI data input SDI							
Valid input level "high"	V <sub>SDI, high</sub>	0.7	-	-	VIOVDD	V <sub>SDI</sub> increasing	P_7.2.5.11
Valid input level "low"	V <sub>SDI, low</sub>	-	-	0.8	V	V <sub>SDI</sub> decreasing	P_7.2.5.12
Input hysteresis	V <sub>SDI, hys</sub>	-	0.06	-	VIOVDD	-	P_7.2.5.13
Pull-down current	I <sub>SDI</sub>	_	135	330	μA	$V_{\rm SDI} = V_{\rm IOVDD}$	P_7.2.5.14
Input capacitance	C <sub>SDI</sub>	-	4	15	pF	21)	P_7.2.5.15
SPI data output SDO						-	
Output level "high"	V <sub>SDO, high</sub>	0.7	-	-	VIOVDD	I <sub>SDO</sub> = -7 mA	P_7.2.5.16
Output level "low"	V <sub>SDO, low</sub>	-	-	0.7	V	/ <sub>SDO</sub> = -5.5 mA	P_7.2.5.17
Output rise time	t <sub>SDO,rise</sub>	-	-	25	ns	$C_{\text{SDO,Load}} = 50 \text{ pF}$	P_7.2.5.18
Output fall time	t <sub>SDO,fall</sub>	-	-	25	ns	$C_{\text{SDO,Load}} = 50 \text{ pF}$	P_7.2.5.19
Output tristate capacitance	C <sub>SDO,tri</sub>	-	4	15	pF	21)	P_7.2.5.20
Output tristate leakage	I <sub>SDO,tri</sub>	-10	_	10	μA	-	P_7.2.5.21

<sup>&</sup>lt;sup>21</sup> Not subject to production test, specified by design.



# 7.2.7 Electrical characteristics SPI timing

## Table 18Electrical characteristics SPI timing

Parameter	Symbol		Value	25	Unit		Number	
		Min.	Тур.	Max.		condition		
CLK_SPI operating frequency	f <sub>SPI_clk</sub>	-	-	10	MHz	-	P_7.2.5.22	
CLK signal duty cycle	D <sub>SCL</sub>	45	50	55	%	-	P_7.2.5.23	
CLK_SPI "high" time	t <sub>SPI_wsclkh</sub>	45	-	-	ns	_	P_7.2.5.24	
CLK_SPI "low" time	t <sub>SPI_wsclkl</sub>	45	-	-	ns	-	P_7.2.5.25	
CLK_SPI fall time	t <sub>SPI_clkf</sub>	-	-	100	ns	$f_{\rm SPI\_clk}$ < 1 MHz	P_7.2.5.26	
CLK_SPI fall time	t <sub>SPI_clkf</sub>	-	-	$0.1/f_{\rm SPI_clk}$	ns	$f_{\text{SPI}_{\text{clk}}} \ge 1 \text{ MHz}$	P_7.2.5.27	
CLK_SPI rise time	t <sub>SPI_clkr</sub>	-	-	100	ns	f <sub>SPI_clk</sub> < 1 MHz	P_7.2.5.28	
CLK_SPI rise time	t <sub>SPI_clkr</sub>	-	-	$0.1/f_{\rm SPI_clk}$	ns	$f_{\text{SPI}_{\text{clk}}} \ge 1 \text{ MHz}$	P_7.2.5.29	
CLK_SPI lead time	t <sub>SPI_lead</sub>	100	_	-	ns	-	P_7.2.5.30	
CLK_SPI lag time	t <sub>SPI_lag</sub>	50	-	-	ns	-	P_7.2.5.31	
SPI chip select (SCS) rise time	t <sub>SPI_csr</sub>	-	-	200	ns	$t_{\rm SPI\_lead}$ = 100 ns	P_7.2.5.32	
SPI chip select (SCS) rise time	t <sub>SPI_csr</sub>	-	-	$0.2 \times t_{\text{SPI_lead}}$	ns	t <sub>SPI_lead</sub> > 100 ns	P_7.2.5.33	
SPI chip select (SCS) rise time	t <sub>SPI_csf</sub>	-	-	200	ns	$t_{\rm SPI\_lead}$ = 100 ns	P_7.2.5.34	
SPI chip select (SCS) fall time	t <sub>SPI_csf</sub>	-	-	$0.2 \times t_{\text{SPI_lead}}$	ns	t <sub>SPI_lead</sub> > 100 ns	P_7.2.5.35	
SPI data input (SDI) setup	t <sub>SPI_su</sub>	10	-	-	ns	-	P_7.2.5.36	
SPI data input (SDI) hold time	t <sub>SPI_hi</sub>	10	-	-	ns	-	P_7.2.5.37	
SPI data output (SDO) valid after CLK_SPI	t <sub>SPI_v</sub>	-	-	36 + (0.1/ f <sub>SPI_clk</sub> )	ns	$C_{\text{SDO,load}} = 50 \text{ pF};$ $f_{\text{SPI_clk}} \ge 1 \text{ MHz}$	P_7.2.5.38	
SPI data output (SDO) valid after CLK_SPI	t <sub>SPI_v</sub>	-	-	136	ns	$C_{\text{SDO,load}} = 50 \text{ pF};$ $f_{\text{SPI_clk}} < 1 \text{ MHz}$	P_7.2.5.39	
SPI write propagation delay SDI to SDO	t <sub>SPI_wpd</sub>	-	-	35 ns		-	P_7.2.5.40	
SPI data output (SDO) access	t <sub>SPI_a</sub>	-	-	50	ns	C <sub>SDO,load</sub> = 50 pF	P_7.2.5.41	
SPI data output (SDO) lag	t <sub>SPI_lag</sub>	50	-	-	ns	-	P_7.2.5.42	



## Table 18 Electrical characteristics SPI timing (continued)

Parameter	Symbol		Value	S	Unit	Note or condition	Number
		Min.	Тур.	Max.			
SPI data output (SDO) disable time	t <sub>SPI_dis</sub>	-	-	100	ns	C <sub>SDO,load</sub> = 50 pF	P_7.2.5.43
Sequential transfer delay	t <sub>SPI_td</sub>	350	-	-	ns	-	P_7.2.5.44
Frame duration (SCS "low")	t <sub>SPI_fl</sub>	-	-	1.85	ms	-	P_7.2.5.45



## 7.3 Reset generation (ROT signal)

#### **Reset output pin ROT**

The reset output pin ROT is an open drain structure. As soon as a reset condition occurs, the device pulls the ROT pin below  $V_{\text{ROT,low}}$ . Once the internal reset signal is released, an internal pull-up current pulls the ROT pin towards the microcontroller supply voltage  $V_{\text{IOVDD}}$ . An external pull-up resistor can be connected between the ROT and IOVDD pins to speed up the transition. As soon as all events leading to the reset are cleared and the reset delay time expires, the device releases the internal reset signal.

#### **Reset events**

Different internal events can trigger a reset signal, see *Table 26* for details. Depending on the severity of the error event the device triggers a reset of the following types:

- soft reset: the device forces the ROT pin "low", remains in ACTIVE state and keeps all supply voltages on
- hard reset: the device forces the ROT pin "low", enters FAULT state and turns all supply voltages off

## 7.3.1 Electrical characteristics ROT

## Table 19Electrical characteristics ROT

Parameter	Symbol		Values			Note or condition	Number
		Min.	Тур.	Max.	_		
Reset output ROT		ŀ					
Pull-up current	I <sub>ROT,high</sub>	-180	-120	-	μA	$V_{\rm ROT} \le 2.0 \rm V$	P_7.3.1.1
Output level "low"	V <sub>ROT,low</sub>	-	-	0.4	V	V <sub>IOVDD</sub> = 5.0 V; / <sub>ROT</sub> = 3.5 mA	P_7.3.1.2
Output level "low"	V <sub>ROT,low</sub>	-	-	0.4	V	V <sub>IOVDD</sub> =3.3 V; / <sub>ROT</sub> = 3.5 mA	P_7.3.1.3
Output fall time	t <sub>ROT,fall</sub>	_	-	25	ns	$C_{\rm ROT,load}$ = 50 pF	P_7.3.1.5
Reset timing				·			
Reset cycle time	t <sub>cycle</sub>	-	10	-	μs	-	P_7.3.1.6
Reset delay time adjustment range	t <sub>RD</sub>	20	-	2000	t <sub>cycle</sub>	-	P_7.3.1.7
Reset delay time default value		-	100	-	t <sub>cycle</sub>	22)	P_7.3.1.8

<sup>&</sup>lt;sup>22</sup> The default configuration for the reset contributor might not generate a reset at the first start up of the device.



# 7.4 Interrupt generation (INT signal)

A dedicated interrupt generation block is implemented which is handling requests from independent sources to generate an interrupt. The different requesters are as follows:

- State machine in case:
  - A requested state transition has not been performed successfully
  - A requested state transition has been performed successfully, the microcontroller may only send (additional) SPI commands after an interrupt event has been generated by the system. The purpose of the interrupt event is to inform the microcontroller that a state transition has been performed successfully and that the system can perform SPI communication at full SPI speed.
- Watchdog, an interrupt request is generated if the watchdog is not serviced properly and configured in a way to allow service errors to occur, i.e. an error counter threshold value of more than 2 is configured. In this case an interrupt is generated only if the error counter threshold is not exceeded due to this error
- Error pin monitoring, an interrupt request is generated if the error pin monitoring block detects an error and is configured in a way to allow occurrence of this error for a certain amount of time (recovery delay action enabled). In this case an interrupt is requested if an error is detected by the error pin monitoring and the recovery delay has not expired
- Monitoring Block, an interrupt request is generated based on the defined system reaction.
- Overtemperature warnings and over temperature shutdown of communication LDO.
- Overcurrent conditions of voltage reference or standby LDO.
- SPI block in case an SPI error has occurred.
- Double bit error in the protected configuration.

The device generates an interrupt to inform the connected microcontroller that a non-severe event has occurred. This allows the microcontroller to take proper action based on the source of the interrupt. A single interrupt line exists, which is high on default. All Internal interrupt sources are enabled by default and cannot be disabled.

An interrupt is signaled by pulling the interrupt line low for at least  $t_{INT}$  (interrupt min. pulse width) after an internal interrupt condition occurs. The interrupt line will be driven high if all of the *GSF* register flag(s) has/ have been cleared via SPI operation earliest after  $t_{INT}$  has expired but latest after  $t_{INTTO}$  has expired.

Special cases:

- If an interrupt is signaled by pulling INT low and not all interrupt status flags are cleared by the
  microcontroller within t<sub>INTTO</sub>, the INT will stay low until t<sub>INTTO</sub> has expired, but no additional interrupt will
  be generated. Information about a pending interrupt event can be derived via the INTMISS status flag. This
  status flag is cleared each time the interrupt line is driven low.
- If an interrupt is signaled by pulling INT low and an additional bit is set in the *GSF* register interrupt flag after the interrupt bits have been read by the microcontroller and this outdated information is used to clear the interrupt flags, the interrupt line will stay low until *t*<sub>INTTO</sub> has expired, but no additional interrupt will be generated. Information about a pending interrupt event can be derived via a status flag
- After releasing the interrupt line to high, the interrupt line will stay high for at least  $t_{INTTO}$  regardless if any additional internal interrupt condition has occurred or not. If a new interrupt event occurs during the delay time out ( $t_{INTTO}$ ), this will be signaled by generating a new pulse after the delay time out  $t_{INTTO}$

All interrupt sources can only be cleared by a "write-1-to-clear" (w1c) SPI operation, i.e. writing a logic one to the corresponding bit(s) in the interrupt register will clear the event

Interrupt events are organized in a two level approach. The first level (interrupt flag) provides information about different groups of interrupt events. The second level (status flags) provides detailed information about which particular event(s) generated the interrupt. To service an interrupt one would only need to write the interrupt flag register. The status flag registers are only meant to provide detailed information. However all status flags can be cleared as well



## Microcontroller interface and supervisory functions

An interrupt is only generated after the reset signal to the microcontroller has been released. An interrupt event which occurred while the reset line for the microcontroller is still active is not signaled at the interrupt line but the particular status bit for this event is set.

Details about the timing of the interrupt line are depicted in *Figure 11*.



#### Figure 11 Interrupt timing

Details about the system behavior in case not all interrupt status flags have been cleared are depicted in *Figure* **12**.



## Microcontroller interface and supervisory functions





Interrupt timing without service in time

## 7.4.1 Electrical characteristics INT

## Table 20 Electrical characteristics INT

Parameter	Symbol Values				Unit	Note or condition	Number
		Min.	Тур.	Max.			
Interrupt signal INT	I	I		-			
Output level "high"	V <sub>INT,high</sub>	0.7	-	-	VIOVDD	/ <sub>INT</sub> = -7 mA	P_7.4.1.1
Output level "low"	V <sub>INT,low</sub>	_	-	0.7	V	/ <sub>INT</sub> = -5.5 mA	P_7.4.1.2
Output rise time	t <sub>INT,rise</sub>	-	-	25	ns	C <sub>INT,load</sub> = 50 pF	P_7.4.1.3
Output fall time	t <sub>INT,fall</sub>	-	-	25	ns	C <sub>INT,load</sub> = 50 pF	P_7.4.1.4
Minimum interrupt "low" time	t <sub>INT,low</sub>	90	100	110	μs	-	P_7.4.1.5



## Microcontroller interface and supervisory functions

## Table 20 Electrical characteristics INT (continued)

Parameter	Symbol		Values			Note or condition	Number
		Min.	Тур.	Max.			
Interrupt "low" timeout	t <sub>INTTO</sub>	270	300	330	μs	ROT signal for the microcontroller must be released: ROT = "high"	P_7.4.1.6
Minimum interrupt "high" time	t <sub>INT,high</sub>	270	300	330	μs	-	P_7.4.1.7



## 7.5 Window watchdog

### **Principle of operation**

The integrated window watchdog (WWD) can monitor the microcontroller. The microcontroller monitored must provide periodical triggering during the open windows. Depending on the configuration a trigger event is

- a falling edge on the WDI pin
- an SPI write operation to the register WWDSCMD

After a trigger event the window watchdog indicates either valid WWD triggering or invalid WWD triggering to the WWD error counter and the device terminates the open window.

On valid WWD triggering the device starts a closed window.

If there is no triggering during the open window or if triggering occurs during a closed window, then the window watchdog output indicates invalid WWD triggering to the WWD error counter and a new open window starts. If the microcontroller does not trigger the window watchdog with a correct timing, then the device indicates

that to the microcontroller. If multiple error events occur, then the device sets ROT "low".



Figure 13 Window watchdog principle of operation

## Configuration

The following parameters of the window watchdog can be configured via SPI in ACTIVE:

- The trigger signal can be configured to be pin triggered (pin WDI) or SPI triggered command (register *WWDSCMD*). The default configuration is the triggering via SPI.
- The duration of the open window and closed window cycles can be modified according to the application needs (combination of cycle time and number of cycles for open window and closed window *CW*).
- The threshold for the window watchdog error counter overflow can be configured via SPI.

## Initialization

As soon as the device sets ROT "high" in INIT state, it activates the window watchdog. After activation the watchdog opens a long open window (LOW) with a duration of  $t_{LOW}$ . With the default configuration the window watchdog expects a valid trigger event via SPI during the long open window, while it ignores WDI pin signals. Therefore, glitches at the microcontroller output connected to the WDI have no effect during startup and initialization. During the long open window cycle the microcontroller can change the window watchdog trigger source as well as the timing of the open window and of the closed window. On reconfiguration the window watchdog restarts with the new configuration. The window watchdog starts a regular open window cycle, waiting for a valid trigger signal from the selected trigger source.

If no valid triggering or configuration of the watchdog occurs during the long open window, then the window watchdog recognizes invalid WWD triggering. If the INIT timer expires while invalid WWD triggering persists, then the device generates a soft reset and it sets the ROT pin to "low". After the soft reset the window watchdog



starts a new long open window without indicating an interrupt. The number of repeated long open windows is limited.

If the window watchdog does not recognize valid triggering during the second long open window, then the device generates a hard reset, so it enters FAULT state and it switches off the post regulator output voltages.

#### **Normal operation**

On a valid trigger signal during long open window the window watchdog terminates that window and starts a closed window. The closed window has a fixed duration for operation without invalid triggering.

On an in itself valid trigger signal during the closed window the window watchdog recognizes invalid WWD triggering. The window watchdog then terminates the closed window with an invalid trigger signal and starts another open window.

Each Invalid WWD triggering increments the window watchdog error counter by 2 and the device indicates an interrupt. After the closed window the window watchdog starts an open window.

If the window watchdog detects a valid trigger signal during the open window, then it terminates that window and starts the closed window. If the value of the window watchdog error is greater than 0, then valid WWD triggering decrements the window watchdog error counter by 1. If no valid triggering occurs during the open window, then the window watchdog recognizes invalid WWD triggering and increments the window watchdog error counter by 2, it starts a new open window and the device indicates an interrupt.

As long as the window watchdog detects valid triggering during normal operation, it continues to cycle between the open window and the closed window.

#### Window watchdog output WWO

The window watchdog output WWO is an internal signal. It is connected to the safe window watchdog error counter.

The possible values of WWO are:

- valid WWD triggering
- invalid WWD triggering



## Figure 14 Watchdog state diagram

Description:

- Trigger is either an SPI write operation to register **WWDSCMD** or a valid watchdog trigger signal at pin WDI.
- No trigger during the long open window is invalid WWD triggering. The window watchdog opens a new a long open window.



- A trigger during the closed window is invalid WWD triggering.
- No trigger during the closed window results in an open window after the closed window.
- A trigger during the open window is valid WWD triggering. The window watchdog closes the open window and opens the closed window.
- No trigger during the open window is invalid WWD triggering.

#### Watchdog input WDI

The watchdog input WDI has an integrated pull-down current source *I*<sub>WDI</sub>. The watchdog input WDI can have a transition to "high" during the closed window or during the subsequent open window.

#### Valid trigger signal at WDI

The window watchdog samples the watchdog input WDI periodically with a period of  $t_{SAM}$ . A falling edge from  $W_{WDI,high}$  to  $W_{WDI,low}$  is a valid trigger signal. To improve immunity against both noise and glitches on the WDI pin, the device requires at least two "high" samples followed by two "low" samples for a valid trigger signal. Whether the triggering is valid, the window watchdog decides at the time of the second consecutive "low" sampling point. For example, if the first three samples (two "high", one "low") of the trigger pulse at pin WDI are within the closed window and only the fourth sample (the second "low" sample) is in the open window, then the watchdog output WWO indicates valid WWD triggering.

#### Invalid triggering at WDI

If the window watchdog does not detect a trigger signal during the open window or if it detects a trigger signal during the closed window, then this is invalid triggering. The watchdog output WDO indicates invalid triggering after no valid trigger during the open window or if it detects a trigger signal during the closed window.





Valid and invalid trigger pulses at WDI pin





## 7.5.1 Window watchdog timing

#### Normal operation: correct trigger



#### Figure 16 Normal operation: correct trigger

- 1. If the reset output ROT turns to "high" in ACTIVE state, then the window watchdog starts a long open window. The duration of the first long open window depends on the configured cycle time: 600 ms (WDCYC = 1) or 60 ms (WDCYC = 0).
- 2. During the long open window the window watchdog waits for valid WWD triggering according to the trigger configuration. The maximum duration of the long open window is fixed. On valid WWD triggering the window watchdog terminates the long open window.
- **3.** The window watchdog starts the closed window.
- **4.** The closed window has a fixed duration of  $t_{WD,CW}$ , which can be configured via SPI. The closed window starts after the valid trigger signal, that terminates the open window or after the long open window. A transition from "low" to "high" at the WDI pin does not lead to a trigger event.
- 5. On a valid trigger signal the window watchdog terminates the open window. The duration of the open window depends on when the microcontroller schedules the triggering. This is an example of valid WWD triggering.





#### Fault: no trigger during open window after initialization

#### Figure 17 Fault operation: No trigger in open window after initialization

- 1. The initialization timeout usually finishes slightly before or at the same time as the long open window, which skips the interrupt event. However, the missing valid triggering within the long open window can still lead to an interrupt event after the long open window terminates, which increases the window watchdog error counter by two.
- 2. The initialization timer expires for the first time. As the window watchdog does not detect valid triggering during ACTIVE state, it generates a soft reset: The device sets ROT to "low", while the output voltages of the post regulators remain on.
- 3. After the soft reset the pin ROT turns "high" after the power-on reset delay time  $t_{rd}$ . The window watchdog opens a long open window, so the microcontroller gets the opportunity to trigger and synchronize to the watchdog period.
- **4.** On valid triggering the window watchdog terminates the open window. The duration of the open window depends on when the triggering occurs. Due to the valid WWD triggering the window watchdog starts a closed window and it decrements the window watchdog error counter by 1.
- 5. The subsequent closed window lasts for the time  $t_{WD,CW}$ . Triggering within this closed window is invalid WWD triggering.
## **OPTIREG<sup>™</sup> PMIC TLF30681QVS01** Power management IC



### Microcontroller interface and supervisory functions



#### Fault: no trigger during open window in steady state

#### Figure 18 Fault operation: no trigger in open window in steady state

- **1.** If the window watchdog does not detect valid triggering during the entire open window, then it recognizes invalid WWD triggering. The window watchdog indicates this event by an interrupt and it increases the window watchdog error counter by 2.
- 2. After the invalid WWD triggering the window watchdog starts a new open window with the duration  $t_{WD,OW}$  so the microcontroller gets the opportunity to trigger and tosynchronize to the watchdog period.
- 3. On valid triggering the window watchdog terminates the open window. The duration of the open window depends on when the triggering occurs. Due to the valid WWD triggering the window watchdog starts a closed window and it decrements the window watchdog error counter by 1. If multiple invalid WWD triggering occurs during the open windows, then the window watchdog increases the window watchdog error counter by 2 each time, until it reaches the configured threshold and then generates a reset.
- **4.** The subsequent closed window lasts for the time *t*<sub>WD,CW</sub>. Triggering during the closed window is invalid WWD triggering.

The behavior of pin ROT depends on the configured value of the window watchdog error counter threshold  $\Sigma$ WWO (*RWDCFG0.WWDETHR*). In this example the amount of invalid triggering does not exceed that threshold.





#### Fault: wrong trigger during closed window after initialization

#### Figure 19 Fault operation: wrong trigger in closed window after initialization

- **1.** Triggering during the closed window is invalid WWD triggering. The window watchdog indicates this event by an interrupt and it increases the window watchdog error counter by 2.
- 2. Due to the invalid WWD triggering the window watchdog terminates the closed window before the time  $t_{WD,CW}$  expires. The window watchdog starts an open window, so the microprocessor gets the opportunity to synchronize to the window watchdog period.
- **3.** During this open window the window watchdog waits for valid triggering. On valid triggering the window watchdog terminates the open window. The duration of the open window depends on when the triggering occurs. Due to the valid triggering the window watchdog starts a closed window and it decrements the window watchdog error counter by 1.
- **4.** The subsequent closed window lasts for the time *t*<sub>WD,CW</sub>. Triggering during the closed window is invalid WWD triggering.

The behavior of pin ROT depends on the configured value of the window watchdog error counter threshold  $\Sigma$ WWO (*RWDCFG0.WWDETHR*). In this example the amount of invalid triggering does not exceed that threshold.







#### Figure 20

#### Fault operation: wrong trigger in closed window in steady state

- **1.** Triggering during the closed window is invalid WWD triggering. The window watchdog indicates this event by an interrupt and it increases the window watchdog error counter by 2.
- 2. Due to the invalid WWD triggering the window watchdog terminates the closed window before the time  $t_{WD,CW}$  expires. The window watchdog starts an open window, so the microprocessor gets the opportunity to synchronize to the window watchdog period.
- **3.** During this open window the window watchdog waits for valid triggering. On valid triggering the window watchdog terminates the open window. The duration of the open window depends on when the triggering occurs. Due to the valid triggering the window watchdog starts a closed window and it decrements the window watchdog error counter by 1.
- **4.** The subsequent closed window lasts for the time  $t_{WD,CW}$ . Triggering during the closed window is invalid WWD triggering.

The behavior of pin ROT depends on the configured value of the window watchdog error counter threshold  $\Sigma$ WWO (*RWDCFG0.WWDETHR*). In this example the amount of invalid triggering does not exceed that threshold.



## 7.5.2 Electrical characteristics window watchdog

## Table 21 Electrical characteristics window watchdog

 $T_j$  = -40°C to 150°C;  $V_{R1VSx}$  = 3.7 V to 35 V; all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Parameter	Symbol		Values		Unit	Note or condition	Number	
		Min.	Min. Typ. Max.					
Watchdog cycle time, configuration option 0	t <sub>WDCYC</sub>	9.5	10	10.5	μs	-	P_7.5.1.1	
Watchdog cycle time, configuration option 1	t <sub>WDCYC</sub>	95	100	105	μs	-	P_7.5.1.2	
Long open window time	t <sub>LOW</sub>	570	600	630	ms	-	P_7.5.1.3	
Watchdog input WDI	·							
Watchdog sampling time	t <sub>WDI_filter</sub>	380	400	420	μs	-	P_7.5.1.4	
Valid input level "high"	V <sub>WDI, high</sub>	0.7	-	-	VIOVDD	V <sub>WDI</sub> increasing	P_7.5.1.5	
Valid input level "low"	V <sub>WDI, low</sub>	-	-	0.8	V	V <sub>WDI</sub> decreasing	P_7.5.1.6	
Input hysteresis	V <sub>WDI, hyst</sub>	-	0.06	-	VIOVDD	-	P_7.5.1.7	
Pull-down current	I <sub>WDI</sub>	-	135	330	μA	-	P_7.5.1.8	
Input capacitance	C <sub>WDI</sub>	-	4	15	pF	23)	P_7.5.1.9	

## 7.6 Microcontroller programming mode

The device includes a feature to support programming of microcontroller firmware during production or in the field by preventing periodic reset triggering during the initialization period.

The programming mode can be enabled by pulling the MPS pin "high". In programming mode the reset generation to the microcontroller is modified, so that fault events of microcontroller monitoring features do not generate a microcontroller reset. All other monitoring features that generate a microcontroller reset are still active, see *Table 25*. The interrupt generation and the state transitions are still active. However, the initialization timer is disabled, so that the device can remain in ACTIVE state.

Operation of the internal state machine and the programming mode are independent, which allows the transition to any state while the microcontroller programming mode is active. However, the microcontroller monitoring is still active and will move the device into ACTIVE state. Therefore, leave the device in ACTIVE state during a programming operation.

Voltage monitoring is active and generates the respective fault events. This may generate interrupts or move the device into FAULT state depending on the nature of the event.

<sup>&</sup>lt;sup>23</sup> Not subject to production test, specified by design.



## 7.6.1 Electrical characteristics microcontroller programming mode

## Table 22 Electrical characteristics microcontroller programming mode

 $T_j$  = -40°C to 150°C;  $V_{R1VSx}$  = 3.7 V to 35 V; all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Parameter	Symbol	Values			Unit	Note or condition	Number	
		Min.	Тур.	Max.				
MPS pin	I		-		-			
Valid input level "high"	V <sub>MPS, high</sub>	2.4	-	-	V	V <sub>MPS</sub> increasing	P_7.8.0.1	
Valid input level "low"	V <sub>MPS, low</sub>	-	-	0.8	V	V <sub>MPS</sub> decreasing	P_7.8.0.2	
Input hysteresis	V <sub>MPS, hys</sub>	-	350	-	mV	24)	P_7.8.0.3	
Pull-down current	I <sub>MPS</sub>	-	140	330	μA	V <sub>MPS</sub> = 5.0 V	P_7.8.0.4	
Input capacitance	C <sub>MPS</sub>	-	4	15	рF	24)	P_7.8.0.5	

<sup>&</sup>lt;sup>24</sup> Not subject to production test, specified by design.



## 8 State machine

## 8.1 State machine introduction

The integrated state machine controls operation in different situations. *Figure 21* shows the complete statediagram. *Table 23* and *Table 24* describe each state and the transitions.





## 8.2 Operation states

#### ACTIVE

The ACTIVE state is the first state that the device enters after power-on. The device powers up all voltage rails and expects to receive configuration from the microcontroller within the initialization time window according to the INIT timer.

On deactivation of the microcontroller reset the INIT timer starts. If the following conditions are fulfilled, then the INIT timer stops:

- The device receives valid SPI communication from the microcontroller.
- The window watchdog is serviced once according to its configuration.

If the INIT timer is not stopped and expires, then the device detects an initialization error. The first initialization error triggers a soft reset, which activates the reset signal ROT, but no state transition. The second initialization error triggers a hard reset, which activates the reset signal ROT and shuts down the supply rails, thus the device enters FAULT state and the system restarts.

The microcontroller can request a transition from ACTIVE state to either DISABLED state or LOCKED state via an SPI command. On an SPI request to change the state to DISABLED or LOCKED the device enters the FAULT state for 20 ms before it enters the requested state. This is done to ensure a proper discharge of the output voltages of all switching regulators before the device is be enabled again.

#### DISABLED

During DISABLED state the device is powered off and it only monitors the enable signal (ENA) for a valid enable condition. Once a valid enable event is detected, the device enters ACTIVE state and expects configuration from the microcontroller. In DISABLED state the device resets the content of all registers. The device needs to be configured again during the ACTIVE state.

#### FAULT

On detection of a severe fault the device enters FAULT state. In FAULT state all regulators are switched off and the microcontroller reset (ROT) is asserted. The device remains in FAULT state for the specified fault time prior to a transition into ACTIVE state. In FAULT state the device retains event registers to store the reason for entering the FAULT state. The device resets all other registers.

A soft reset condition on the first detection of a fault condition triggers the reset signal ROT, but no state transition. If the device detects the same soft reset fault condition again, then it increases the severity of the fault to a severe fault. In this case the device enters the FAULT state. This applies for all soft reset faults except the window watchdog error counter overflow.

#### LOCKED

The device enters LOCKED state after three severe faults, brought on by expiration of the initialization counter or by request of the microcontroller. The power consumption in LOCKED state is reduced. The device remains in LOCKED state until it detects the next valid enable event. In LOCKED state the device only retains a limited set of the event registers to store the reason for entering the LOCKED state. The device resets all other registers.

	ACTIVE		FAULT		LOCKED		DISABLED				
Block or function											
Buck1	on	R	off	R	off	R	off	R			
Buck2	on	RW	off	R	off	R	off	R			
Boost1	on	RW	off	R	off	R	off	R			
VM1	on	RW	off	R	off	R	off	R			

Table 23Operational states functional overview.



## Table 23Operational states functional overview. (continued)

	ACTIVE		FAULT		LOCKED		DISABLED	)		
Block or function										
VM2	on	RW	off	R	off	R	off	R		
_	-	_	-	-	-	_	-	-		
Window watchdog	on	RW	off	R	off	R	off	R		
-	-	-	-	-	-	-	-	-		
Microcontroller reset – ROT	ACTIVE	R	"low"	R	"low"	R	"low"	R		
Persistent registers	All registers	-	Event registers	-	Event registers	-	-	-		

• on: The function is automatically activated when entering the state . The Function may be configured via SPI within the current state.

• SEL: The function is operating as configured via SPI (during the mode transition or within the current operation mode).

- off: The function is automatically deactivated when entering the operation mode.
- R: The state of the feature cannot be changed in the current operation mode.
- RW: The state of the feature can be changed in the current operation mode.
- "high": The signal is "high" in this operation mode.
- "low": The signal is "low" in this operation mode.
- ACTIVE: The reset signal may generate a reset event (edge) in this operation mode.



## 8.3 State transitions and trigger signals

This section describes the state transitions of the integrated state machine.

*Table 24* shows the static state transitions with the respective source and destination states, the condition required to trigger the state transition and a transition specific action executed during the transition. Each row refers to one state transition. With multiple conditions in the same row all of the conditions must be met.

Table 24	State transitions							
Source	Destination	Condition	Action					
Unpowered	ACTIVE	Device supplied First POR event	-					
ACTIVE	DISABLED	SPI command and ENA = "low"	-					
ACTIVE	LOCKED	SPI command and ENA_CONFIG = 0	-					
ACTIVE	FAULT	Hard reset fault detected	-					
DISABLED	ACTIVE	Enable event	Generate MCU reset					
FAULT	ACTIVE	FAULT timer expires	Generate MCU reset					
FAULT	LOCKED	<sup>25)</sup> Hard reset fault occurs three times	-					
LOCKED	ACTIVE	Enable event	Generate MCU reset					

Table 25 and Table 26 show the mapping between the fault events and the associated actions.

Table 25Event response mapping - voltage rails

Event	Move to	Move to	Move to	No transition;
	FAULT	ACTIVE;	DISABLED	Generate interrupt
		Generate RESET		
Buck1		I		
Buck1: OV	X	-	-	-
Buck1: UV	-	X	-	-
Buck1: StG	X	-	-	-
Buck2				
Buck2: OV	X	-	-	-
Buck2: UV	-	X	-	-
Buck2: StG	X	-	-	-
Boost1				
Boost1: OV	X	-	-	-

<sup>&</sup>lt;sup>25</sup> The ENA pin must either be configured as edge-triggered or the ENA pin must be "low" to trigger the transition from FAULT to LOCKED state.



Table 25										
Event	Move to FAULT	Move to ACTIVE; Generate RESET	Move to DISABLED	No transition; Generate interrupt						
Boost1: UV	_	_	_	X						
Boost1: StG	X	-	-	-						
VM1										
VM1: OV	X	-	-	-						
VM1: UV	-	X	-	-						
VM1: StG	X	-	-	-						
VM2										
VM2: OV	-	-	-	X						
VM2: UV	-	-	-	Х						
VM2: StG	-	-	-	X						

#### Table 25 Event response manning - voltage rails (continued)

#### Table 26 **Event response mapping - other events**

Event	Move to FAULT	Move to ACTIVE; Generate RESET	Move to DISABLED	No transition; Generate interrupt
WWD: counter increase	-	-	-	Х
WWD: counter overflow	-	Х	-	-
INIT timer expired – first time	-	Х	-	-
INIT timer expired – second time	Х	-	-	-
	-	-	-	-
Internal protection: band gap warning	-	-	-	X
Internal protection: band gap fault	Х	-	-	-
IOVDD: OV	Х	-	-	-
IOVDD: UV	-	Х	-	-
IOVDD: StG	Х	-	-	-
Internal protection: internal supplies (UV,OV)	-	26) X	-	-
_	-	-	-	-
Buck1: OT warning	-	-	-	X
Buck1: OT fault	Х	_	-	-

<sup>26</sup> If the TLF30681QVS01 detects an UV or OV fault condition on the internal supplies, then it turns off completely. The TLF30681QVS01 enters the ACTIVE state when the UV or OV condition is no longer present.



## Table 26 Event response mapping – other events (continued)

Event	Move to FAULT	Move to ACTIVE; Generate RESET	Move to DISABLED	No transition; Generate interrupt
Buck2: OT warning	-	-	-	Х
Buck2: OT fault	Х	-	-	-
Monitoring: OT warning	-	-	-	X
Monitoring: OT fault	X	-	-	-

*Figure 22* shows the timing of soft reset generation and hard reset generation after an initialization error.



## Figure 22 Reset generation timing

*Figure 23* shows the reset counter and the transition to LOCKED mode after three initializations failure.

## OPTIREG<sup>™</sup> PMIC TLF30681QVS01 Power management IC



## State machine





## 8.4 Electrical characteristics state machine

## Table 27Electrical characteristics state machine

 $T_j$  = -40°C to 150°C;  $V_{R1VSx}$  = 3.7 V to 35 V; all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Parameter	Symbol		Values		Unit	Note or condition	Number
		Min.	Тур.	Max.			
Initialization timeout (INIT timer)	t <sub>INIT</sub>	550	600	650	ms	-	
Fault time	t <sub>Fault</sub>	_	20	-	ms	-	
Fault time TSD	t <sub>Fault,TSD</sub>	_	1000	-	ms	-	
State transition time	t <sub>trans</sub>	_	-	100	μs	-	



# 9 SPI registers

Table 28	Abbreviations
R0	Register is reset on a POR event and on a transition into DISABLED state.
R1	Register is reset with reset class R0 and additionally on a transition into LOCKED state.
R2	Register is reset with reset class R1 and additionally on a microcontroller reset.
r	Bit is readable (read-only).
rw	Bit is readable and writable (read-write).
rw1p	Bit is protected. Read data is inverted. Write via LOCK/UNLOCK mechanism only.
rw1c	Bit is readable and can be cleared by a write operation with 1.
	Bit is updated based on hardware inputs (flags).
rwhc	Bit is readable and writable. After a write operation with 1 an operation is triggered which upon its completion sets the bit to 0.
rwhu	Bit is readable and writable.
	Bit is updated based on hardware inputs (flags).

## Table 29Register overview

Register ID	Description	Address	Reset Value	Reset Class	Page
DEVCFG0	Device configuration 0	00 <sub>H</sub>	F3 <sub>H</sub>	R0	Page 88
CLKCFG0	Clock configuration 0	01 <sub>H</sub>	00 <sub>H</sub>	R2	Page 89
CLKCFG1	Clock configuration 1	02 <sub>H</sub>	04 <sub>H</sub>	R2	Page 90
PROTCFG	Configuration protection	03 <sub>H</sub>	00 <sub>H</sub>	R2	Page 102
PWDCFG0	Protected watchdog configuration 0	06 <sub>H</sub>	98 <sub>H</sub>	R2	Page <b>91</b>
RWDCFG0	Read-only watchdog configuration 0	07 <sub>H</sub>	98 <sub>H</sub>	R2	Page 94
PWDCFG1	Protected watchdog configuration 1	08 <sub>H</sub>	46 <sub>H</sub>	R2	Page 92
RWDCFG1	Read-only watchdog configuration 1	09 <sub>H</sub>	46 <sub>H</sub>	R2	Page 95
PWDCFG2	Protected Watchdog Configuration 2	0A <sub>H</sub>	78 <sub>H</sub>	R2	Page 93
RWDCFG2	Read-only watchdog configuration 2	0B <sub>H</sub>	78 <sub>H</sub>	R2	Page 96
B2VCTRL	Buck2 output voltage control	10 <sub>H</sub>	02 <sub>H</sub>	R1	Page 100
B2VCTRLN	Buck2 output voltage control inverted	11 <sub>H</sub>	0D <sub>H</sub>	R1	Page <b>101</b>
GSF	Global status flags	1A <sub>H</sub>	00 <sub>H</sub>	R0	Page <b>104</b>
SYSSF0-QM	System status flags – faults	18 <sub>H</sub>	00 <sub>H</sub>	R0	Page 106
SYSSF1-QM	System status flags – interrupts	1C <sub>H</sub>	00 <sub>H</sub>	R1	Page <b>107</b>
MCUSF0-QM	Microcontroller status flags 0 - faults	1D <sub>H</sub>	00 <sub>H</sub>	R0	Page 109
MCUSF1-QM	Microcontroller status flags 1 – warnings	1E <sub>H</sub>	00 <sub>H</sub>	R1	Page 110
SPISF	SPI status flags	1F <sub>H</sub>	00 <sub>H</sub>	R1	Page 111

## **OPTIREG<sup>™</sup> PMIC TLF30681QVS01** Power management IC



## SPI registers

Table 29	Register overview (continued)				
Register ID	Description	Address	Reset Value	Reset Class	Page
MONSFO	Voltage monitoring status flags 0 – short to ground	20 <sub>H</sub>	00 <sub>H</sub>	R0	Page 112
MONSF1	Voltage monitoring status flags 1 – overvoltage	21 <sub>H</sub>	00 <sub>H</sub>	R0	Page <b>11</b> 3
MONSF2	Voltage monitoring status flags 2 – undervoltage	22 <sub>H</sub>	00 <sub>H</sub>	R0	Page <b>11</b> 4
OTSF0	Overtemperature events 0 – faults	23 <sub>H</sub>	00 <sub>H</sub>	R0	Page 115
OTSF1	Overtemperature flags 1 – warnings	24 <sub>H</sub>	00 <sub>H</sub>	R1	Page <b>116</b>
OCSF1	Overcurrent flags - warnings	25 <sub>H</sub>	00 <sub>H</sub>	R1	Page 117
OTSTATO	Overtemperature status 0 - warnings	26 <sub>H</sub>	00 <sub>H</sub>	R1	Page 118
VMONSTATO	Voltage monitoring	27 <sub>H</sub>	00 <sub>H</sub>	R1	Page 119
DEVSTAT	Device state information	28 <sub>H</sub>	00 <sub>H</sub>	R1	Page <b>12</b> 1
PROTSTAT	Protection status information	29 <sub>H</sub>	01 <sub>H</sub>	R2	Page 122
WWDSTAT	Window watchdog status information	2A <sub>H</sub>	00 <sub>H</sub>	R2	Page 123
WWDSCMD	Window watchdog service command	33 <sub>H</sub>	00 <sub>H</sub>	R2	Page 103
DEVCTRL	Device state control	34 <sub>H</sub>	00 <sub>H</sub>	R1	Page 98
DEVCTRLN	Device state control inverted	35 <sub>H</sub>	00 <sub>H</sub>	R1	Page 99
MPSSTAT0	Microcontroller programming support status information	37 <sub>H</sub>	03 <sub>H</sub>	R1	Page <b>124</b>
B2VSTAT	Buck2 output voltage status	39 <sub>H</sub>	02 <sub>H</sub>	R1	Page 125
HWDECT0	Hardware option information	3B <sub>H</sub>	D3 <sub>H</sub>	R1	Page <b>127</b>
DEVID	Device identification	ЗС <sub>Н</sub>	30 <sub>H</sub>	R1	Page <b>128</b>



SPI register definition

## 9.1.1 Device configuration registers (device startup default configuration)

# 9.1.1.1 Register DEVCFG0

VM2ENAS	VM1ENAS	BOOST1EN AS	BUCK2ENA S	ENA_CONFI G		RESDEL	
7	6	5	4	3	2	1	0
Device configu	uration 0			PAGE:	0	Reset Value:	F3 <sub>H</sub>
DEVCFG0				RMAP:	1	Address:	00 <sub>H</sub>

		-	-	-	
r	r	r	r	rw	rw

Field	Bits	Туре	Description
VM2ENAS	7	r	External voltage monitoring 2 enable at start up
			0 <sub>H</sub> , disabled
			1 <sub>H</sub> , enabled
			Reset: 1 <sub>H</sub>
VM1ENAS	6	r	External voltage monitoring 1 enable at start up
			0 <sub>H</sub> , disabled
			1 <sub>H</sub> , enabled
			Reset: 1 <sub>H</sub>
BOOST1ENAS	5	r	Boost1 enable at start up
			0 <sub>H</sub> , disabled
			1 <sub>H</sub> , enabled
			Reset: 1 <sub>H</sub>
BUCK2ENAS	4	r	Buck2 enable at start up
			0 <sub>H</sub> , disabled
			1 <sub>H</sub> , enabled
			Reset: 1 <sub>H</sub>
ENA_CONFIG	3	rw	ENA pin configuration
			0 <sub>H</sub> , edge triggered
			$1_{H}$ , level sensitive
			Reset: 0 <sub>H</sub>
RESDEL	2:0	rw	Reset release delay time
			00 <sub>H</sub> , 200 μs
			01 <sub>H</sub> , 400 μs
			02 <sub>H</sub> , 800 μs
			$03_{\rm H}$ , 1 ms
			04 <sub>H</sub> , 2 ms 05 <sub>H</sub> , 4 ms
			$06_{\rm H}$ , 10 ms
			07 <sub>H</sub> , 20 ms
			Reset: 03 <sub>H</sub>





# 9.1.1.2 Register CLKCFG0

CLKCFG0				RMAP:	х	Address:	01 <sub>H</sub>
Clock configuration 0				PAGE: 2		Reset Value:	00 <sub>H</sub>
7	6	5	4	3	2	1	0

1	0	5	4	3	2	1	0
nu	PHBUCK2	PHBUCK1	PHSO	nu	SSEN	SIEN	SOEN
r	rw	rw	rw	r	rw	rwhc	rw

Field	Bits	Туре	Description
nu	7	r	Not used
PHBUCK2	6	rw	Buck2 phase alignment
			0 <sub>H</sub> , 0° phase shift
			1 <sub>H</sub> , 180° phase shift
			Reset: 0 <sub>H</sub>
PHBUCK1	5	rw	Buck1 phase alignment
			0 <sub>H</sub> , 0° phase shift
			1 <sub>H</sub> , 180° phase shift
			Reset: 0 <sub>H</sub>
PHSO	4	rw	External clock synchronization phase alignment
			0 <sub>H</sub> , 0° phase shift
			1 <sub>H</sub> , 180° phase shift
			Reset: 0 <sub>H</sub>
nu	3	r	Not used
SSEN	2	rw	Spread spectrum modulation enable
			0 <sub>H</sub> , disabled
			1 <sub>H</sub> , enabled
			Reset: 0 <sub>H</sub>
SIEN	1	rwhc	External clock synchronization input enable
			0 <sub>H</sub> , disabled
			1 <sub>H</sub> , enabled
			Reset: 0 <sub>H</sub>
SOEN	0	rw	External clock synchronization output enable
			0 <sub>H</sub> , disabled
			1 <sub>H</sub> , enabled
			Reset: 0 <sub>H</sub>



# 9.1.1.3 Register CLKCFG1

CLKCFG1 Clock configuration 1			RMAP: PAGE:		Address: Reset Value:	02 <sub>H</sub> 04 <sub>H</sub>	
7	6	5 nu	4	3	2	<sup>1</sup> FREQSEL	0
		r				rw	

Field	Bits	Туре	Description	
nu	7:3	r	Not used	
FREQSEL	2:0	rw	Main switching frequency	
			0 <sub>H</sub> , 1.8 MHz	
			1 <sub>H</sub> , 1.9 MHz	
			2 <sub>H</sub> , 2.0 MHz	
			3 <sub>H</sub> , 2.1 MHz	
			4 <sub>H</sub> , 2.2 MHz	
			5 <sub>H</sub> , 2.3 MHz	
			6 <sub>H</sub> , 2.4 MHz	
			7 <sub>H</sub> , 2.5 MHz	
			Reset: 4 <sub>H</sub>	



rwp

SPI registers

# 9.1.1.4 Register PWDCFG0

rwp

PWDCFG0				RMAP:	Х	Address:	06 <sub>H</sub>
Protected watchdog configuration 0			PAGE:	2	Reset Value:	9B <sub>H</sub>	
7	6	5	4	3	2	1	0
WWDETHR			WWDEN	nu	WWDTSEL	WDCYC	

WWDEN	nu	WWDTSEL	
rwp	r	rwp	

Field	Bits	Туре	Description
WWDETHR	7:4	rwp	Window watchdog error threshold
			0 <sub>H</sub> 0
			1 <sub>H</sub> 1
			F <sub>H</sub> 15
			Reset: 9 <sub>H</sub>
WWDEN	3	rwp	Window watchdog enable
			0 <sub>B</sub> , disabled
			1 <sub>B</sub> , enabled
			1 <sub>B</sub>
nu	2	r	Not used
WWDTSEL	1	rwp	Window watchdog trigger selection
			0 <sub>B</sub> , external WDI input used as WWD trigger
			$1_{B}$ , WWD is triggered by SPI write to WWDSCMD register
			1 <sub>B</sub>
WDCYC	0	rwp	Watchdog cycle time
			0 $_{\text{B}}$ , 10 $\mu\text{s}$ tick period
			$1_{B}$ , 100 $\mu$ s tick period
			1 <sub>B</sub>



# 9.1.1.5 Register PWDCFG1

PWDCFG1				RMAP: X		Address:	08 <sub>H</sub>
Protected wa	tchdog configu	uration 1		PAGE: 2		Reset Value:	46 <sub>H</sub>
7	6	5	4	3	2	1	0
nu				CW			
r				rwp			

Field	Bits	Туре	Description	
nu	7	r	Not used	
CW	6:0	rwp	Window watchdog closed window size	
			<ul> <li>00<sub>H</sub> 0 watchdog cycles</li> <li>01<sub>H</sub> 50 watchdog cycles</li> <li>02<sub>H</sub> 100 watchdog cycles</li> <li></li> <li>7F<sub>H</sub> 6350 watchdog cycles</li> <li>Reset: 46<sub>H</sub></li> </ul>	



# 9.1.1.6 Register PWDCFG2

PWDCFG2				RMAP:	Х	Address:	0A <sub>H</sub>
Protected Watchdog Configuration 2				PAGE: 2		Reset Value:	78 <sub>H</sub>
7	6	5	4	3	2	1	0
nu				OW			
r				rwp			

Field	Bits	Туре	Description	
nu	7	r	Not used	
OW	6:0	rwp	Window watchdog open window size	
			<ul> <li>00<sub>H</sub> 50 watchdog cycles</li> <li>01<sub>H</sub> 50 watchdog cycles</li> <li>02<sub>H</sub> 100 watchdog cycles</li> <li></li> <li>7F<sub>H</sub> 6350 watchdog cycles</li> <li>Reset: 78<sub>H</sub></li> </ul>	



# 9.1.2 Read-only registers for protected configuration registers

# 9.1.2.1 Register RWDCFG0

RWDCFG0				RMAP: 2	х	Address:	07 <sub>H</sub>
Read-only wat	tchdog config	uration 0		PAGE: 2	2	Reset Value:	9B <sub>H</sub>
7	6	5	4	3	2	1	0
WWDETHR				WWDEN	nu	WWDTSEL	WDCYC
	I	r		r	r	r	r

Field	Bits	Туре	Description
WWDETHR	7:4	r	Window watchdog error threshold ACTIVE
			0 <sub>H</sub> 0
			1 <sub>H</sub> 1
			F <sub>H</sub> 15
			Reset: 9 <sub>H</sub>
WWDEN	3	r	Window watchdog enable STATUS
			0 <sub>B</sub> , disabled
			1 <sub>B</sub> , enabled
			1 <sub>B</sub>
nu	2	r	Not used
WWDTSEL	1	r	Window watchdog trigger selection ACTIVE
			0 <sub>B</sub> , external WDI input used as WWD trigger
			$1_{B}$ , WWD is triggered by SPI write to WWDSCMD register
			1 <sub>B</sub>
WDCYC	0	r	Watchdog cycle time ACTIVE
			0 <sub>B</sub> , 10 μs tick period
			$1_{B}$ , 100 µs tick period
			1 <sub>B</sub>



# 9.1.2.2 Register RWDCFG1

RWDCFG1				RMAP:		Address:	09 <sub>H</sub>
Read-only wa	Read-only watchdog configuration 1			PAGE: 2		Reset Value:	46 <sub>H</sub>
7	6	5	4	3	2	1	0
nu				CW			
r				r			

Field	Bits	Туре	Description
nu	7	r	Not used
CW	6:0	r	Window watchdog closed window size ACTIVE
			<ul> <li>00<sub>H</sub> 0 watchdog cycles</li> <li>01<sub>H</sub> 50 watchdog cycles</li> <li>02<sub>H</sub> 100 watchdog cycles</li> <li></li> <li>7F<sub>H</sub> 6350 watchdog cycles</li> <li>Reset: 46<sub>H</sub></li> </ul>



# 9.1.2.3 Register RWDCFG2

RWDCFG2				RMAP:	Х	Address:	0B <sub>H</sub>
Read-only watchdog configuration 2				PAGE: 2		Reset Value:	78 <sub>H</sub>
7	6	5	4	3	2	1	0
nu				OW			
r				r			

Field	Bits	Туре	Description
nu	7	r	Not used
OW	6:0	r	Window watchdog open window size ACTIVE
			<ul> <li>00<sub>H</sub> 50 watchdog cycles</li> <li>01<sub>H</sub> 50 watchdog cycles</li> <li>02<sub>H</sub> 100 watchdog cycles</li> <li></li> <li>7F<sub>H</sub> 6350 watchdog cycles</li> <li>Reset: 78<sub>H</sub></li> </ul>



## 9.1.3 Protected device configuration registers

The registers in this section are protected by a defined access procedure. This procedure is based on the access to two individual registers writing inverted information. For detailed information please refer to *SPI write initiated state transition request and regulator configuration*.

infineon

SPI registers

# 9.1.3.1 Register DEVCTRL

DEVCTRL				RMAP:	Х	Address:	34 <sub>H</sub>
Device state c	ontrol			PAGE:	1	Reset Value:	00 <sub>H</sub>
7	6	5	4	3	2	1	0
VM2EN	VM1EN	BOOST1EN	BUCK2EN	nu		STATEREQ	
rw	rw	rw	rw	r		rw	

Field	Bits	Туре	Description
VM2EN	7	rw	External voltage monitoring 2 enable request
			0 <sub>H</sub> , disable
			1 <sub>H</sub> , enable
			Reset: 0 <sub>H</sub>
VM1EN	6	rw	External voltage monitoring 1 enable request
			0 <sub>H</sub> , disable
			1 <sub>H</sub> , enable
			Reset: 0 <sub>H</sub>
BOOST1EN	5	rw	Boost1 enable request
			0 <sub>H</sub> , disable
			1 <sub>H</sub> , enable
			Reset: 0 <sub>H</sub>
BUCK2EN	4	rw	Buck2 enable request
			0 <sub>H</sub> , disable
			1 <sub>H</sub> , enable
			Reset: 0 <sub>H</sub>
nu	3	r	Not used
STATEREQ	2:0	rw	Device state request
			00 <sub>H</sub> Reserved
			01 <sub>H</sub> , ACTIVE state
			02 <sub>H</sub> Reserved
			03 <sub>H</sub> , DISABLED state
			04 <sub>H</sub> Reserved
			05 <sub>H</sub> Reserved
			06 <sub>H</sub> Reserved
			07 <sub>H</sub> , LOCKED state
			Reset: 00 <sub>H</sub>



# 9.1.3.2 Register DEVCTRLN

DEVCTRLN				RMAP: X		Address:	35 <sub>H</sub>
Device state control inverted				PAGE: 1		Reset Value:	00 <sub>H</sub>
7	6	5	4	3	2	1	0

•					-	-	ů.
VM2EN	VM1EN	<b>BOOST1EN</b>	BUCK2EN	nu		STATEREQ	
rw	rw	rw	rw	r		rw	

Field	Bits	Туре	Description
VM2EN	7	rw	External voltage monitoring 2 enable request
			0 <sub>H</sub> , enable
			1 <sub>H</sub> , disable
			Reset: 0 <sub>H</sub>
VM1EN	6	rw	External voltage monitoring 1 enable request
			0 <sub>H</sub> , enable
			1 <sub>H</sub> , disable
			Reset: 0 <sub>H</sub>
BOOST1EN	5	rw	Boost1 enable request
			0 <sub>H</sub> , enable
			1 <sub>H</sub> , disable
			Reset: 0 <sub>H</sub>
BUCK2EN	4	rw	Buck2 enable request
			0 <sub>H</sub> , enable
			1 <sub>H</sub> , disable
			Reset: 0 <sub>H</sub>
nu	3	r	Not used
STATEREQ	2:0	rw	Device state request
			07 <sub>H</sub> Reserved
			06 <sub>H</sub> , ACTIVE state
			05 <sub>H</sub> Reserved
			04 <sub>H</sub> , DISABLED state
			03 <sub>H</sub> Reserved
			02 <sub>H</sub> Reserved
			01 <sub>H</sub> Reserved 00 <sub>H</sub> , LOCKED state
			Reset: 00 <sub>H</sub>



# 9.1.3.3 Register B2VCTRL

<b>B2VCTRL</b>				RMAP: X Address:			10 <sub>H</sub>
Buck2 output	voltage contro	ol		PAGE: 1 Reset Value:		02 <sub>H</sub>	
7	6	5	4	3	2	1	0
	n	u		B2VOUTF			
	1	r				rwhu	

Field	Bits	Туре	Description
nu	7:4	r	Not used
B2VOUTF	3:0	rwhu	Buck2 output voltage setting fine resolution
			0 <sub>H</sub> ,1.30 V
			1 <sub>H</sub> , 1.20 V
			2 <sub>H</sub> , 1.25 V
			3 <sub>H</sub> , 1.15 V
			4 <sub>H</sub> , 1.10 V
			5 <sub>H</sub> , 1.00 V
			6 <sub>H</sub> , 1.05 V
			7 <sub>H</sub> , 0.95 V
			8 <sub>H</sub> , 0.90 V
			Reset: 2 <sub>H</sub>



#### **Register B2VCTRLN** 9.1.3.4

<b>B2VCTRLN</b>				RMAP: X Address:			11 <sub>H</sub>
Buck2 output	voltage contr	ol inverted		PAGE: 1 Reset Va		Reset Value:	0D <sub>H</sub>
7	6	5	4	3	2	1	0
	n	u		B2VOUTF			
		r				rwhu	

Field	Bits	Туре	Description
nu	7:4	r	Not used
B2VOUTF	3:0	rwhu	Buck2 output voltage setting fine resolution
			F <sub>H</sub> 1.30 V
			E <sub>H</sub> 1.20 V
			D <sub>H</sub> 1.25 V
			C <sub>H</sub> 1.15 V
			B <sub>H</sub> 1.10 V
			A <sub>H</sub> 1.00 V
			9 <sub>H</sub> 1.05 V
			8 <sub>H</sub> 0.95 V
			7 <sub>H</sub> 0.90 V
			Reset: D <sub>H</sub>



# 9.1.4 General registers

# 9.1.4.1 Register PROTCFG

<b>PROTCFG</b> Configuration	protection			RMAP: PAGE:		Address: Reset Value:	03 <sub>H</sub> 00 <sub>H</sub>
7 6 5			4 <b>KE</b>	3 <b>: Y</b>	2	1	0
			rv				

Field	Bits	Туре	Description
KEY	7:0	rw	Protection key
			Reset: 00 <sub>H</sub>



# 9.1.4.2 Register WWDSCMD

<b>WWDSCMD</b> Window watch	ndog service c	ommand		RMAP: PAGE:		Address: Reset Value:	33 <sub>H</sub> 00 <sub>H</sub>
7	6	5	4	3	2	1	0
TRIG_STAT US			n	u			TRIG
r			I	r			rw

Field	Bits	Туре	Description
TRIG_STATUS	7	r	Window watchdog last trigger received via SPI
			Reset: 00 <sub>H</sub>
nu	6:1	r	Not used
TRIG	0	rw	Window watchdog trigger command
			Reset: 00 <sub>H</sub>



## 9.1.5 Event status registers

The event status registers of the device are organized hierarchically. The global status register is used to collect information of the status flags set in other registers to enable the user to speed up the event source determination.

A bit in the global status register is automatically set, when a bit in the respective status register is set (event based, not level based).

If a bit in the global status register is set, the user should read out the corresponding status register for the detailed information on the event source.

The bits in the global status flag register can be cleared without effect on the other status registers. Clearing a bit in any of the other status registers does not reset the corresponding bit in the global status register.

## 9.1.5.1 Register GSF

GSF	RMAP: X	Address:	$1A_{H}$
Global status flags	PAGE: 0	Reset Value:	00 <sub>H</sub>

1	6	5	4	3	2	1	0
INTMISS	nu	R1VSxUV	ОТ	MON	SPI	МСИ	SYS
r	r	rw1c	rw1c	rw1c	rw1c	rw1c	rw1c

Field	Bits	Туре	Description
INTMISS	7	r	Interrupt timeout event
			<ul> <li>0<sub>H</sub> , no event</li> <li>1<sub>H</sub> , event occurred, cleared by hardware when all other flags in IF are cleared.</li> </ul>
			Reset: 0 <sub>H</sub>
nu	6	r	Not used
R1VSxUV	5	rw1c	Battery voltage undervoltage event
			$0_{\rm H}$ , no event, write 0 – no action $1_{\rm H}$ , event occurred, write 1 to clear the flag
			Reset: 0 <sub>H</sub>
ОТ	4	rw1c	Overtemperature or overcurrent monitoring event flag: OTSF0,OTSF1, OCSF1
			$0_{H}$ , no event, write 0 – no action
			$1_{H}$ , event occurred, write 1 to clear the flag
			Reset: 0 <sub>H</sub>
MON	3	rw1c	Voltage monitoring event flag: MONSF0, MONSF1, MONSF2 $0_H$ , no event, write 0 – no action $1_H$ , event occurred, write 1 to clear the flag Reset: $0_H$
SPI	2	rw1c	SPI event flag: SPISF
			$0_H$ , no event, write 0 – no action $1_H$ , event occurred, write 1 to clear the flag



## (continued)

Field	Bits	Туре	Description	
			Reset: 0 <sub>H</sub>	
MCU	1	rw1c	MCU event flag: MCUSF0-QM,MCUSF1-QM	
			$0_{H}^{}$ , no event, write 0 – no action $1_{H}^{}$ , event occurred, write 1 to clear the flag	
			Reset: 0 <sub>H</sub>	
SYS	0	rw1c	System event flag: SYSSF0-QM,SYSSF1-QM	
			$0_H$ , no event, write 0 – no action $1_H$ , event occurred, write 1 to clear the flag Reset: $0_H$	



# 9.1.5.2 Register SYSSF0

SYSSF0-QM System status	flags – faults			RMAP: PAGE:		Address: Reset Value:	1B <sub>H</sub> 00 <sub>H</sub>
7	6	5	4	3	2	1	0

BGFLT2	BGFLT1	IOVDDOV	IOVDDUV	nu	FUSEERR
rw1c	rw1c	rw1c	rw1c	r	rw1c

Field	Bits	Туре	Description
BGFLT2	7	rw1c	Bandgap fault event 2
			0 <sub>H</sub> , no event, write 0 – no action
			$1_{H}$ , event occurred, write 1 to clear the flag
			Reset: 0 <sub>H</sub>
BGFLT1	6	rw1c	Bandgap fault event 1
			0 <sub>H</sub> , no event, write 0 – no action
			$1_{H}$ , event occurred, write 1 to clear the flag
			Reset: 0 <sub>H</sub>
IOVDDOV	5	rw1c	IOVDD overvoltage event
			0 <sub>H</sub> , no event, write 0 – no action
			$1_{H}$ , event occurred, write 1 to clear the flag
			Reset: 0 <sub>H</sub>
IOVDDUV	4	rw1c	IOVDD undervoltage event
			0 <sub>H</sub> , no event, write 0 – no action
			$1_{H}$ , event occurred, write 1 to clear the flag
			Reset: 0 <sub>H</sub>
nu	3:1	r	Not used
FUSEERR	0	rw1c	Double bit error in fuse memory
			0 <sub>H</sub> , no event, write 0 – no action
			$1_{H}$ , event occurred, write 1 to clear the flag
			Reset: 0 <sub>H</sub>



rw1c

## SPI registers

rw1c

# 9.1.5.3 Register SYSSF1

rw1c

P rw1c

BGWARN2	BGWARN1	ENA_PWRU	nu	SYNC	ENA	CFG2	CFG
7	6	5	4	3	2	1	0
System status	flags – interru	ipts		PAGE:	1	Reset Value:	00 <sub>H</sub>
SYSSF1-QM				RMAP:	Х	Address:	1C <sub>H</sub>

rw1c

rw1c

rw1c

r

Field	Bits	Туре	Description
BGWARN2	7	rw1c	Bandgap warning event 2 (VBG1+4%>VBG2)
			$0_{\rm H}$ , no event, write 0 – no action
			$1_{\rm H}$ , event occurred, write 1 to clear the flag
			Reset: $0_{\rm H}$
BGWARN1	C		
DGWARNI	6	rw1c	Bandgap warning event 1 (VBG1-4% <vbg2)< td=""></vbg2)<>
			$0_{\rm H}$ , no event, write 0 – no action
			$1_{\rm H}$ , event occurred, write 1 to clear the flag
			Reset: 0 <sub>H</sub>
ENA_PWRUP	5	rw1c	Device wake-up condition
			0 <sub>H</sub> , device wake-up on a power-on-reset event, write 0 – no action
			$1_{H}$ , device wake-up on ENA event, write 1 to clear the flag
			Reset: 0 <sub>H</sub>
nu	4	r	Not used
SYNC	3	rw1c	External clock synchronization fault event
			$0_{H}$ , no event, write 0 – no action
			$1_{H}$ , event occurred, write 1 to clear the flag
_			Reset: 0 <sub>H</sub>
ENA	2	rw1c	Enable interrupt event
			$0_{H}$ , no event, write 0 – no action
			$1_{H}$ , event occurred, write 1 to clear the flag
			Reset: 0 <sub>H</sub>
CFG2	1	rw1c	Output voltage configuration change fault event
			$0_{H}$ , no event, write 0 – no action
			$1_{H}$ , event occurred, write 1 to clear the flag
			Reset: 0 <sub>H</sub>
CFG	0	rw1c	Supervision functions configuration change fault event
			$0_{H}$ , no event, write 0 – no action
			$1_{H}$ , event occurred, write 1 to clear the flag
			Reset: 0 <sub>H</sub>




# 9.1.5.4 Register MCUSF0

MCUSF0-QM				RMAP:	1	Address:	$1D_{H}$
Microcontroll	er status flags	0 – faults		PAGE:	0	Reset Value:	00 <sub>H</sub>
7	6	5	4	3	2	1	0
	1						

1	0	J	4	3	2	I	0	
HARDRES	SOFTRES	nu		WWDF		nu	INITF	
rw1c	rw1c	rw1c		rw1c		r	rw1c	_

Field	Bits	Туре	Description
HARDRES	7	rw1c	Hard reset event
			0 <sub>H</sub> , no event, write 0 – no action
			$1_{H}$ , event occurred, write 1 to clear the flag
			Reset: 0 <sub>H</sub>
SOFTRES	6	rw1c	Soft reset event
			0 <sub>H</sub> , no event, write 0 – no action
			$1_{H}$ , event occurred, write 1 to clear the flag
			Reset: 0 <sub>H</sub>
nu	5:4	rw1c	Not used
WWDF	3	rw1c	Window watchdog fault event
			0 <sub>H</sub> , no event, write 0 – no action
			$1_{H}$ , event occurred, write 1 to clear the flag
			Reset: 0 <sub>H</sub>
nu	2:1	r	Not used
INITF	0	rw1c	INIT timer error event
			0 <sub>H</sub> , no event, write 0 – no action
			$1_{H}_{H}$ , event occurred, write 1 to clear the flag
			Reset: 0 <sub>H</sub>



# 9.1.5.5 Register MCUSF1

MCUSF1-QM				RMAP: 2	x	Address:	1E <sub>H</sub>
Microcontroller status flags 1 – warnings				PAGE: 1		Reset Value:	00 <sub>H</sub>
7	7 6 5 4			3	2	1	0
nu			WWDMISS		nu		
	r			rw1c		r	

Field	Bits	Туре	Description
nu	7:4	r	Not used
WWDMISS	3	rw1c	Window watchdog missed trigger event
			$0_{\rm H}$ $$ , no event, write 0 – no action $1_{\rm H}$ $$ , event occurred, write 1 to clear the flag
			Reset: 0 <sub>H</sub>
nu	2:0	r	Not used



rw1c

SPI registers

r

#### 9.1.5.6 Register SPISF

rw1c

rw1c

SPI status fla	gs 6	5	4	PAGE:	1	Reset Value:	00 <sub>H</sub>	
7	-	5	4	3	2			
SPISF	σς			RMAP: PAGE:		Address: Reset Value:	1F <sub>H</sub> 00പ	

rw1c

rw1c

rw1c

rw1c

Field	Bits	Туре	Description
nu	7	r	Not used
B2VCTRL	6	rw1c	SPI protocol B2VCTRL access error event $0_H$ , no event, write 0 – no action $1_H$ , event occurred, write 1 to clear the flag Reset: $0_H$
DEVCTRL	5	rw1c	$\begin{array}{c} \textbf{SPI protocol DEVCTRL access error event} \\ \textbf{0}_{H}  \text{, no event, write 0 - no action} \\ \textbf{1}_{H}  \text{, event occurred, write 1 to clear the flag} \\ \textbf{Reset: 0}_{H} \end{array}$
LOCK	4	rw1c	SPI protocol LOCK or UNLOCK access error event $0_H$ , no event, write 0 – no action $1_H$ , event occurred, write 1 to clear the flag
			Reset: 0 <sub>H</sub>
DUR	3	rw1c	SPI duration error event Chip select signal CS "low" for more than 2 ms $0_H$ , no event, write 0 – no action $1_H$ , event occurred, write 1 to clear the flag Reset: $0_H$
ADDR	2	rw1c	$\begin{array}{l} \textbf{SPI invalid address error event} \\ 0_{H}  , no \ event, write 0 - no \ action \\ 1_{H}  , event \ occurred, write 1 \ to \ clear \ the \ flag \\ Reset: 0_{H} \end{array}$
LEN	1	rw1c	SPI frame length error eventNumber of detected SPI clock cycles different than 16 $0_H$ , no event, write 0 – no action $1_H$ , event occurred, write 1 to clear the flagReset: $0_H$
PAR	0	rw1c	SPI parity error event $0_H$ , no event, write 0 – no action $1_H$ , event occurred, write 1 to clear the flag Reset: $0_H$



# 9.1.5.7 Register MONSF0

MONSF0	RMAP: 1	Address:	20 <sub>H</sub>
Voltage monitoring status flags 0 – short to ground	PAGE: 0	Reset Value:	00 <sub>H</sub>

7	6	5	4	3	2	1	0
VM2STG	VM1STG	nu	BOOST1ST G	nu		BUCK2STG	BUCK1STG
rw1c	rw1c	r	rw1c	r		rw1c	rw1c

Field	Bits	Туре	Description
VM2STG	7	rw1c	External voltage monitoring 2 short to ground event
			0 <sub>H</sub> , no event, write 0 – no action
			$1_{H}$ , event occurred, write 1 to clear the flag
			Reset: 0 <sub>H</sub>
VM1STG	6	rw1c	External voltage monitoring 1 short to ground event
			0 <sub>H</sub> , no event, write 0 – no action
			$1_{H}$ , event occurred, write 1 to clear the flag
			Reset: 0 <sub>H</sub>
nu	5	r	Not used
BOOST1STG	4	rw1c	Boost1 short to ground event
			0 <sub>H</sub> , no event, write 0 – no action
			$1_{H}$ , event occurred, write 1 to clear the flag
			Reset: 0 <sub>H</sub>
nu	3:2	r	Not used
BUCK2STG	1	rw1c	Buck2 short to ground event
			0 <sub>H</sub> , no event, write 0 – no action
			$1_{H}$ , event occurred, write 1 to clear the flag
			Reset: 0 <sub>H</sub>
BUCK1STG	0	rw1c	Buck1 short to ground event
			0 <sub>H</sub> , no event, write 0 – no action
			$1_{H}$ , event occurred, write 1 to clear the flag
			Reset: 0 <sub>H</sub>



# 9.1.5.8 Register MONSF1

MONSF1	RMAP: 1	Address:	21 <sub>H</sub>
Voltage monitoring status flags 1 – overvoltage	PAGE: 0	Reset Value:	00 <sub>H</sub>

7	6	5	4	3	2	1	0	
VM2OV	VM10V	nu	BOOST10V	nu		BUCK2OV	BUCK1OV	
rw1c	rw1c	r	rw1c	r		rw1c	rw1c	

Field	Bits	Туре	Description
VM2OV	7	rw1c	External voltage monitoring 2 overvoltage event
			$0_{H}$ , no event, write 0 – no action
			$1_{H}$ , event occurred, write 1 to clear the flag
			Reset: 0 <sub>H</sub>
VM1OV	6	rw1c	External voltage monitoring 1 overvoltage event
			0 <sub>H</sub> , no event, write 0 – no action
			$1_{H}$ , event occurred, write 1 to clear the flag
			Reset: 0 <sub>H</sub>
nu	5	r	Not used
BOOST10V	4	rw1c	Boost1 overvoltage event
			0 <sub>H</sub> , no event, write 0 – no action
			$1_{H}$ , event occurred, write 1 to clear the flag
			Reset: 0 <sub>H</sub>
nu	3:2	r	Not used
BUCK2OV	1	rw1c	Buck2 overvoltage event
			0 <sub>H</sub> , no event, write 0 – no action
			$1_{H}$ , event occurred, write 1 to clear the flag
			Reset: 0 <sub>H</sub>
BUCK10V	0	rw1c	Buck1 overvoltage event
			0 <sub>H</sub> , no event, write 0 – no action
			$1_{H_{-}}$ , event occurred, write 1 to clear the flag
			Reset: 0 <sub>H</sub>



# 9.1.5.9 Register MONSF2

MONSF2	RMAP: 1	Address:	22 <sub>H</sub>
Voltage monitoring status flags 2 – undervoltage	PAGE: 0	Reset Value:	00 <sub>H</sub>

7	6	5	4	3	2	1	0	
VM2UV	VM1UV	nu	BOOST1UV	nı	L	BUCK2UV	BUCK1UV	
rw1c	rw1c	r	rw1c	r		rw1c	rw1c	

Field	Bits	Туре	Description
VM2UV	7	rw1c	External voltage monitoring 2 undervoltage event
			0 <sub>H</sub> , no event, write 0 – no action
			$1_{H}$ , event occurred, write 1 to clear the flag
			Reset: 0 <sub>H</sub>
VM1UV	6	rw1c	External voltage monitoring 1 undervoltage event
			0 <sub>H</sub> , no event, write 0 – no action
			$1_{H}$ , event occurred, write 1 to clear the flag
			Reset: 0 <sub>H</sub>
nu	5	r	Not used
BOOST1UV	4	rw1c	Boost1 undervoltage event
			0 <sub>H</sub> , no event, write 0 – no action
			$1_{H}$ , event occurred, write 1 to clear the flag
			Reset: 0 <sub>H</sub>
nu	3:2	r	Not used
BUCK2UV	1	rw1c	Buck2 undervoltage event
			0 <sub>H</sub> , no event, write 0 – no action
			$1_{H}$ , event occurred, write 1 to clear the flag
			Reset: 0 <sub>H</sub>
BUCK1UV	0	rw1c	Buck1 undervoltage event
			0 <sub>H</sub> , no event, write 0 – no action
			$1_{H}$ , event occurred, write 1 to clear the flag
			Reset: 0 <sub>H</sub>



# 9.1.5.10 Register OTSF0

OTSF0				RMAP:	1	Address:	23 <sub>H</sub>
Overtemperate	ure events 0 –	faults		PAGE:	0	Reset Value:	00 <sub>H</sub>
7	6	5	4	3	2	1	0
MONOT			nu			BUCK2OT	BUCK10T
rw1c			r			rw1c	rw1c

Field	Bits	Туре	Description
MONOT	7	rw1c	Monitoring overtemperature fault event
			0 <sub>H</sub> , no event, write 0 – no action
			$1_{H}$ , event occurred, write 1 to clear the flag
			Reset: 0 <sub>H</sub>
nu	6:2	r	Not used
BUCK2OT	1	rw1c	Buck2 overtemperature fault event
			0 <sub>H</sub> , no event, write 0 – no action
			$1_{H}$ , event occurred, write 1 to clear the flag
			Reset: 0 <sub>H</sub>
BUCK1OT	0	rw1c	Buck1 overtemperature fault event
			0 <sub>H</sub> , no event, write 0 – no action
			$1_{H}$ , event occurred, write 1 to clear the flag
			Reset: 0 <sub>H</sub>



# 9.1.5.11 Register OTSF1

OTSF1				RMAP:	х	Address:	24 <sub>H</sub>
Overtemperat	ure flags 1 – w	varnings		PAGE:	1	Reset Value:	00 <sub>H</sub>
7	6	5	4	3	2	1	0
ΜΟΝΟΤΨ			nu			BUCK2OTW	BUCK10TW
rw1c			r			rw1c	rw1c

Field	Bits	Туре	Description
MONOTW	7	rw1c	Monitoring overtemperature warning event
			0 <sub>H</sub> , no event, write 0 – no action
			$1_{H}$ , event detected – write 1 to clear flag
			Reset: 0 <sub>H</sub>
nu	6:2	r	Not used
BUCK2OTW	1	rw1c	Buck2 overtemperature warning event
			0 <sub>H</sub> , no event, write 0 – no action
			$1_{H}$ , event occurred, write 1 to clear the flag
			Reset: 0 <sub>H</sub>
BUCK10TW	0	rw1c	Buck1 overtemperature warning event
			0 <sub>H</sub> , no event, write 0 – no action
			$1_{H}$ , event occurred, write 1 to clear the flag
			Reset: 0 <sub>H</sub>



rw1c

**SPI registers** 

# 9.1.5.12 Register OCSF1

r

OCSF1				RMAP:	х	Address:	25 <sub>H</sub>
Overcurrent fl	ags – warnings	5		PAGE:	1	Reset Value:	00 <sub>H</sub>
7	6	5	4	3	2	1	0
	nu		BOOST1OC W	ทเ	ı	BUCK2OCW	BUCK10CW

rw1c r rw1c

Field	Bits	Туре	Description
nu	7:5	r	Not used
BOOST10CW	4	rw1c	<b>Boost1 overcurrent warning event</b> $0_H$ , no event, write 0 – no action $1_H$ , event occurred, write 1 to clear the flag
	2.2		Reset: 0 <sub>H</sub>
nu	3:2	r	Not used
BUCK2OCW	1	rw1c	<b>Buck2 overcurrent warning event</b> $0_H$ , no event, write 0 – no action $1_H$ , event occurred, write 1 to clear the flag Reset: $0_H$
BUCK1OCW	0	rw1c	<b>Buck1 overcurrent warning event</b> $0_H$ , no event, write 0 – no action $1_H$ , event occurred, write 1 to clear the flag Reset: $0_H$



#### 9.1.6 Device status information registers

The device status information registers reflect the current status of the device irrespective of the latched status information in the interrupt flag registers. Therefore, reading these registers reflects the current status of the device, for example the currently active power rails or the temperature warnings.

#### 9.1.6.1 Register OTSTAT0

OTSTAT0				RMAP:	Х	Address:	26 <sub>H</sub>
Overtemperat	ture status 0 –	warnings		PAGE:	1	Reset Value:	00 <sub>H</sub>
7	6	5	4	3	2	1	0
MONOTW			nu			BUCK2OTW	BUCK10TW
r			r			r	r

Field	Bits	Туре	Description
MONOTW	7	r	Monitoring overtemperature warning STATUS
			$0_{H}$ , no overtemperature warning $1_{H}$ , overtemperature warning present
			Reset: 0 <sub>H</sub>
nu	6:2	r	Not used
BUCK2OTW	1	r	Buck2 overtemperature warning STATUS
			$0_{\rm H}$ , no overtemperature warning $1_{\rm H}$ , overtemperature warning present Reset: $0_{\rm H}$
BUCK10TW	0	r	Buck1 overtemperature warning STATUS
			$0_{\rm H}$ , no overtemperature warning $1_{\rm H}$ , overtemperature warning present Reset: $0_{\rm H}$



# 9.1.6.2 Register VMONSTAT0

VMONSTAT0				RMAP: X	(	Address:	27 <sub>H</sub>
Voltage monit	oring			PAGE: 1	L	Reset Value:	00 <sub>H</sub>
7	6	5	4	3	2	1	0

1	0	5	4	5	2	1	0
VM2OK	VM10K	<b>R1VSxUV</b>	BOOST10K	SYNCOK	ENA	BUCK2OK	BUCK10K
r	r	r	r	r	r	r	r

Field	Bits	Туре	Description
VM2OK	7	r	External voltage monitoring 2 STATUS
			$0_{H}$ , output rail disabled or not in total operation band
			$1_{H_{-}}$ , output rail enabled and in total operation band
			Reset: 0 <sub>H</sub>
VM10K	6	r	External voltage monitoring 1 STATUS
			$0_{H}$ , output rail disabled or not in total operation band
			$1_{H}~$ , output rail enabled and in total operation band
			Reset: 0 <sub>H</sub>
R1VSxUV	5	r	Battery undervoltage STATUS
			$0_{H}$ , battery voltage undervoltage not present.
			$1_{H}$ , battery voltage undervoltage present.
			Reset: 0 <sub>H</sub>
BOOST10K	4	r	Boost1 STATUS
			$0_{H}$ , output rail disabled or not in total operation band
			$1_{H_{-}}$ , output rail enabled and in total operation band
			Reset: 0 <sub>H</sub>
SYNCOK	3	r	External clock synchronization STATUS
			$0_{H}$ , clock synchronization is not operating
			$1_{H}$ , clock synchronization is operating.
			Reset: 0 <sub>H</sub>
ENA	2	r	Enable signal level
			0 <sub>H</sub> , enable signal is "low"
			1 <sub>H</sub> , enable signal is "high"
			Reset: 0 <sub>H</sub>
BUCK2OK	1	r	Buck2 STATUS
			$0_{H}$ , output rail disabled or not in total operation band
			$1_{H_{-}}$ , output rail enabled and in total operation band
			Reset: 0 <sub>H</sub>
BUCK10K	0	r	Buck1 STATUS
			$0_{H}$ , output rail disabled or not in total operation band
			$1_{H}~$ , output rail enabled and in total operation band
			Reset: 0 <sub>H</sub>



Rev. 1.0 2020-04-08



r

SPI registers

r

# 9.1.6.3 Register DEVSTAT

r

r

DEVSTAT				RMAP:	Х	Address:	28 <sub>H</sub>
Device state ir	nformation			PAGE:	1	Reset Value:	00 <sub>H</sub>
7	6	5	4	3	2	1	0
VM2EN	VM1EN	BOOST1EN	BUCK2EN	nu		STATE	

r

r

Field	Bits	Туре	Description
VM2EN	7	r	External voltage monitoring 2 enable STATUS 0 <sub>H</sub> , voltage is disabled 1 <sub>H</sub> , voltage is enabled
	C		Reset: 0 <sub>H</sub>
VM1EN	6	r	External voltage monitoring 1 enable STATUS 0 <sub>H</sub> , voltage is disabled 1 <sub>H</sub> , voltage is enabled Reset: 0 <sub>H</sub>
BOOST1EN	5	r	Boost 1 enable STATUS0 <sub>H</sub> , voltage is disabled1 <sub>H</sub> , voltage is enabled
			Reset: 0 <sub>H</sub>
BUCK2EN	4	r	Buck 2 enable STATUS 0 <sub>H</sub> , voltage is disabled 1 <sub>H</sub> , voltage is enabled Reset: 0 <sub>H</sub>
nu	3	r	Not used
STATE	2:0	r	Device state $0_H$ reserved $1_H$ , ACTIVE state $2_H$ reserved $3_H$ reserved $4_H$ reserved $5_H$ reserved $6_H$ reserved $7_H$ reservedReset: $0_H$



# 9.1.6.4 Register PROTSTAT

PROTSTAT				RMAP: >	ĸ	Address:	29 <sub>H</sub>
Protection status information				PAGE: 2	2	Reset Value:	01 <sub>H</sub>
7	6	5	4	3	2	1	0

	0	5	-	5	2	Ŧ	0
KEY4OK	KEY3OK	KEY2OK	KEY1OK		nu		LOCK
r	r	r	r		r		r

Field	Bits	Туре	Description
KEY4OK	7	r	Fourth protection key valid STATUS
			0 <sub>H</sub> , key not valid
			1 <sub>H</sub> , key valid
			Reset: 0 <sub>H</sub>
KEY3OK	6	r	Third protection key valid STATUS
			0 <sub>H</sub> , key not valid
			1 <sub>H</sub> , key valid
			Reset: 0 <sub>H</sub>
KEY2OK	5	r	Second protection key valid STATUS
			0 <sub>H</sub> , key not valid
			1 <sub>H</sub> , key valid
			Reset: 0 <sub>H</sub>
KEY1OK	4	r	First protection key valid STATUS
			0 <sub>H</sub> , key not valid
			1 <sub>H</sub> , key valid
			Reset: 0 <sub>H</sub>
nu	3:1	r	Not used
LOCK	0	r	Lock STATUS
			0 <sub>H</sub> , access to protected registers is unlocked.
			$1_{H}$ , access to protected registers is locked.
			Reset: 0 <sub>H</sub>



# 9.1.6.5 Register WWDSTAT

<b>WWDSTAT</b> Window watcl	ndog status in	formation		RMAP: PAGE:		Address: Reset Value:	2A <sub>H</sub> 00 <sub>H</sub>
7	6	5	4	3	2		0
	n	<b>u</b> r			W	r r	

Field	Bits	Туре	Description
nu	7:4	r	Not used
WWDECNT	3:0	r	Window watchdog error counter level
			0 <sub>H</sub> 0 1 <sub>H</sub> 1
			 F <sub>H</sub> 15 Reset: 0 <sub>H</sub>



# 9.1.6.6 Register MPSSTAT0

r

<b>MPSSTAT0</b> Microcontrolle information	er programmir	ng support sta	tus	RMAP: PAGE:		Address: Reset Value:	37 <sub>H</sub> 03 <sub>H</sub>
7	6	5	4	3	2	1	0
	n	u			MF	PSSTAT	

r

Field	Bits	Туре	Description
nu	7:4	r	Not used
MPSSTAT	3:0	r	MPS STATUS
			<ul> <li>3<sub>H</sub> , device in operating mode</li> <li>6<sub>H</sub> , device in programming mode</li> <li>9<sub>H</sub> , device in test mode (production test mode, read-back only)</li> <li>Reset: 3<sub>H</sub></li> </ul>



# 9.1.6.7 Register B2VSTAT

<b>B2VSTAT</b>				RMAP: X Address:		39 <sub>H</sub>	
Buck2 output	S		PAGE: 1 Res		Reset Value:	02 <sub>H</sub>	
7	6	5	4	3	2	1	0
BUCK2VOUTC				BUCK2VOUTF			
	r		r				

Field	Bits	Туре	Description
BUCK2VOUTC	7:4	r	Buck2 output voltage setting coarse resolution STATUS
			$0_{H}$ , Range 0.9 – 1.3 V. Fine resolution is evaluated.
			1 <sub>H</sub> , 1.5 V
			2 <sub>H</sub> ,1.8 V
			3 <sub>H</sub> , 2.45 V
			4 <sub>H</sub> , 3.3 V
			Reset: 0 <sub>H</sub>
BUCK2VOUTF	3:0	r	Buck2 output voltage setting fine resolution STATUS
			0 <sub>H</sub> , 1.30 V
			1 <sub>H</sub> , 1.20 V
			2 <sub>H</sub> , 1.25 V
			3 <sub>H</sub> ,1.15 V
			4 <sub>H</sub> ,1.10 V
			5 <sub>H</sub> , 1.00 V
			6 <sub>H</sub> ,1.05 V
			7 <sub>H</sub> , 0.95 V
			8 <sub>H</sub> , 0.90 V
			Reset: 2 <sub>H</sub>



# 9.1.7 Device information registers



# 9.1.7.1 Register HWDECT0

HWDECT0				RMAP: >	х	Address:	3B <sub>H</sub>
Hardware option information				PAGE: 1	1	Reset Value:	D3 <sub>H</sub>
7	6	5	4	3	2	1	0

VM2AVA	vm1ava	nu	BOOST1AV A	nu	BUCK2AVA	FRE
r	r	r	r	r	r	r

Field	Bits	Туре	Description
VM2AVA	7	r	External voltage monitoring 2 automatic use detection
			$0_{H}$ , VM2 is not used in this application.
			$1_{H}$ , VM2 is used in this application.
			Reset: 1 <sub>H</sub>
VM1AVA	6	r	External voltage monitoring 1 automatic use detection
			0 <sub>H</sub> , VM1 is not used in this application.
			$1_{H}$ , VM1 is used in this application.
			Reset: 1 <sub>H</sub>
nu	5	r	Not used
BOOST1AVA	4	r	Boost1 automatic use detection
			$0_{H}$ , Boost1 is not used in this application.
			$1_{H}$ , Boost1 is used in this application.
			Reset: 1 <sub>H</sub>
nu	3:2	r	Not used
BUCK2AVA	1	r	Buck2 automatic use detection
			0 <sub>H</sub> , Buck2 is not used in this application.
			$1_{H}$ , Buck2 is used in this application.
			Reset: 1 <sub>H</sub>
FRE	0	r	Frequency selection information
			0 <sub>H</sub> , LF frequency setting
			1 <sub>H</sub> , HF frequency setting
			Reset: 1 <sub>H</sub>



# 9.1.7.2 Register DEVID

DEVID				RMAP:	Х	Address:	3C <sub>H</sub>	
Device identification				PAGE:	1	Reset Value:	30 <sub>H</sub>	
7	6	5	4 DEV1	3 <b>TVDF</b>	2	1	0	
r								

Field	Bits	Туре	Description
DEVTYPE	7:0	r	Device family
			30 <sub>H</sub> , TLF30681 device
			Reset: 30 <sub>H</sub>



#### **Application information**

#### **10** Application information

*Note:* The following information is given as an example for the implementation of the device only and shall not be regarded as a description or warranty of a certain functionality, condition or quality of the device.



#### Figure 24 Application diagram

*Note:* This figure is a simplified example of an application circuit. The function must be verified in the application.

#### Table 30Recommended values for the passive components in Figure 24

Name	Value	Comments
	(typical)	
L <sub>Buck1</sub>	3.3 µH	Buck1 inductor:
		Use an inductor with a saturation current above the Buck1 overcurrent protection threshold <i>I</i> <sub>R1,OCP</sub> .
C <sub>Buck1_1</sub>	33 µF	Buck1 output capacitor 1:
		Use a ceramic capacitor in X7R material with a voltage rating of 6.3 V or higher.
		Place this capacitor close to the R2VSx input of Buck2 and connect it between the R2VSx and R2PGx pins directly.

#### OPTIREG<sup>™</sup> PMIC TLF30681QVS01 Power management IC



#### Application information

Table 30	I	Recommended values for the passive components in <i>Figure 24</i> (continued)
lame	Value (typical)	Comments
Buck1_2, Buck1_3	33 µF	Buck1 output capacitors 2 and 3: Use a ceramic capacitor in X7R material with a voltage rating of 6.3 V or higher.
Buck1_BS	100 nF	Buck1 bootstrap capacitor: Use a ceramic capacitor in X7R material with a voltage rating of 16 V or higher.
3uck2	1.5 μΗ	Buck2 inductor: Use an inductor with a saturation current above the Buck2 overcurrent protection threshold I <sub>R2,OCP</sub> .
uck2_1, uck2_2,	33 µF	Buck2 output capacitors 1 to 2: Use a ceramic capacitor in X7R material with a voltage rating of 6.3 V or higher.
oost1	6.8 μH	Boost1 inductor: Use an inductor with a saturation current above the Boost1 overcurrent protection threshold I <sub>R3,OCP</sub> .
Boost1_1	100 nF	Boost1 output capacitor 1: Use a ceramic capacitor in X7R material with a voltage rating of 10 V or higher.
Boost1_2	10 µF	Boost1 output capacitor 2: Use a ceramic capacitor in X7R material with a voltage rating of 10 V or higher.

For additional supportive documentation or further information please contact *http://www.infineon.com/*.



#### **Package information**







#### **Green Product (RoHS compliant)**

To meet the world-wide customer requirements for environmentally friendly products and to be compliant with government regulations the device is available as a green product. Green products are RoHS-Compliant (Pb-free finish on leads and suitable for Pb-free soldering according to IPC/JEDEC J-STD-020).

#### Information on alternative packages

Please visit www.infineon.com/packages.

**Revision history** 



# **Revision history**

Revision	Date	Changes
1.0	2020-04-08	Datasheet created.

#### Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

Edition 2020-04-08 Published by Infineon Technologies AG 81726 Munich, Germany

© 2020 Infineon Technologies AG All Rights Reserved.

Do you have a question about any aspect of this document? Email: erratum@infineon.com

Document reference IFX-Z8F66859087

#### **IMPORTANT NOTICE**

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

#### WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury