



# AIROC™ Bluetooth® & Bluetooth® LE system-on-chip

## Ultra low power, Bluetooth<sup>®</sup> 5.2

The CYW20819 is a Bluetooth<sup>®</sup> 5.2 core spec compliant single-chip solution targeted for Internet of Things (IoT) applications. The CYW20819 is a highly integrated device which delivers up to 4.5 dBm transmit output power in LE mode, 5 dBm in BR mode and up to 0 dBm in EDR mode, allowing device makers to reduce product footprints and decrease overall system costs associated with implementing Bluetooth<sup>®</sup> solutions. The CYW20819 integrates ultra low power (ULP) Bluetooth<sup>®</sup> LE along with the capability to add Bluetooth<sup>®</sup> classic functionality to enhance the user experience for fitness wearables and trackers. It also provides best-in-class receiver sensitivity for both Bluetooth<sup>®</sup> basic rate (BR) and enhanced date rate (EDR). Using advanced design techniques and process technology to reduce active and idle power, the CYW20819 addresses the needs of a diverse class of low power Bluetooth<sup>®</sup> enabled devices that require minimal power consumption and compact size. The device is intended for use in home automation, sensors (medical, home, security and industrial), lighting, Bluetooth<sup>®</sup> Mesh or any Bluetooth<sup>®</sup> connected IoT application. The datasheet provides details of the functional, operational, and electrical characteristics of the CYW20819 device. It is intended for hardware, design, application, and original equipment manufacturer (OEM) engineers.

### Features

### Bluetooth® subsystem

- Complies with Bluetooth<sup>®</sup> core specification v5.2
- Includes support for BR, EDR 2 Mbps and 3 Mbps, eSCO, Bluetooth® LE, and LE 2 Mbps
- Programmable TX power up to +5 dBm (BR)
- Excellent receiver sensitivity (-95 dBm for Bluetooth® LE 1 Mbps)

### Microcontroller

- Powerful Arm<sup>®</sup> Cortex<sup>®</sup>-M4 core with a maximum speed of 96 MHz
- Bluetooth<sup>®</sup> stack in ROM allowing standalone operation without any external MCU
- 256-KB on-chip flash
- 176-KB on-chip RAM
- Bluetooth<sup>®</sup> stack, peripheral drivers, security functions built into ROM (1 MB) allowing application to efficiently use on-chip flash
- AES-128 and true random number generator (TRNG)
- Security functions in ROM including ECDSA signature verification
- Over-the-air (OTA) firmware updates

## Peripherals

- Up to 22 GPIOs
- I<sup>2</sup>C, I2S, UART, and PCM interfaces
- Two Quad-SPI interfaces
- Auxiliary ADC with up to 28 analog channels
- Programmable key scan 20 × 8 matrix
- Three-axis quadrature signal decoder



Power management

- General-purpose timers and PWM
- Real-time clock (RTC) and watchdog timers (WDT)

#### **Power management**

- On-chip power-on reset (POR)
- Integrated buck (DC-DC) and LDO regulators
- On-chip software controlled power management unit
- On-chip 32 kHz LPO with optional external 32 kHz crystal oscillator support

### Wi-Fi coexistence

- Global coexistence interface (GCI) for Infineon Wi-Fi parts
- Serial enhanced coexistence interface (SECI)
- Supported in ModusToolbox™
- Package types
  - 62-pin FPBGA
  - RoHS compliant

## Applications

- Wearables and fitness bands
- Home automation
- Blood pressure monitors and other medical applications
- Proximity sensors
- Key fobs
- Thermostats and thermometers
- Toys
- Remotes



Functional block diagram

## Functional block diagram





Table of contents

## Table of contents

Features	
Bluetooth® subsystem	
Microcontroller	1
Peripherals	1
Power management	2
Wi-Fi coexistence	2
Applications	2
Functional block diagram	3
Table of contents	4
1 Bluetooth® baseband core	6
1.1 BQB and regulatory testing support	6
1.2 Wi-Fi coexistence support	
2 Microprocessor unit	
2.1 Main crystal oscillator	
2.2 32 kHz crystal oscillator	
2.3 Low-frequency clock sources	
2.4 Power modes	
2.5 Watchdog	
2.6 Lockout functionality	
2.7 True random number generator	
3 Power on and external reset	
4 Power management unit	
5 Power configurations	
5.1 Configuration 1 - VBAT and VDDIO	
5.2 Configuration 2 - External supplies	
5.3 Configuration 3 - LDOs and VDDIO	
6 Integrated radio transceiver	
6.1 Transmitter path	
6.2 Receiver path	
6.3 Local oscillator	
7 Peripherals	
7.1 I2C compatible master	
7.2 Serial peripheral interface	
7.3 HCI UART interface	
7.4 Peripheral UART interface	
7.5 GPIO ports	
7.6 Keyboard scanner	
7.7 Mouse quadrature signal decoder	
7.8 ADC	
7.9 PWM	
7.10 PDM microphone	
7.11 I2S interface	
7.12 PCM interface	
8 Firmware	
9 Pin assignments and GPIOs	
9.1 62-pin FBGA assignment.	
9.2 I/O states	
10 Ball maps	
10.1 62-Pin FBGA pin map	
11 Specifications	
11.1 Electrical characteristics	
בדרד בוכנו וכמו מוומ מכובו ושווכש	



Table of contents

11.2 Brown out	32
11.3 Core buck regulator 11.4 Recommended component	
11.4 Recommended component	
11.5 Digital LDO	34
11.6 Recommended component	34
11.7 RF LDO	
11.8 Digital I/O characteristics	35
11.9 ADC electrical characteristics	
11.10 Current consumption	
11.11 RF specifications	
11.12 Timing and AC characteristics	40
11.12 Timing and AC characteristics	45
12.1 62-pin FBGA package	
12.2 Tape reel and packaging specifications	
13 Ordering information	
14 Acronyms	
Revision history	



Bluetooth<sup>®</sup> baseband core

## **1** Bluetooth<sup>®</sup> baseband core

The Bluetooth<sup>®</sup> baseband core (BBC) implements all of the time-critical functions required for high-performance Bluetooth<sup>®</sup> operation. The BBC manages the buffering, segmentation, and routing of data for all ACL, SCO, eSCO, LE, and 2 Mbps LE connections. It prioritizes and schedules all RX/TX activities including adv, paging, scanning, and servicing of connections. In addition to these functions, it independently handles the host controller interface (HCI) including all commands, events, and data flowing over HCI. The core also handles symbol timing, forward error correction (FEC), header error control (HEC), cyclic redundancy check (CRC), authentication, data encryption/decryption, and data whitening/dewhitening. **Table 1** lists key Bluetooth<sup>®</sup> features supported by the CYW20819.

Bluetooth <sup>®</sup> 1.0	Bluetooth <sup>®</sup> 1.2	Bluetooth <sup>®</sup> 2.0
Basic rate	Interlaced scans	EDR 2 Mbps and 3 Mbps
SCO	Adaptive frequency hopping	-
Paging and inquiry	eSCO	-
Page and inquiry scan	-	-
Sniff	-	-
Bluetooth <sup>®</sup> 2.1	Bluetooth® 3.0	Bluetooth® 4.0
Secure simple pairing	Unicast connectionless data	Bluetooth <sup>®</sup> Low Energy
Enhanced inquiry response	Enhanced power control	-
Sniff subrating	eSCO	-
Bluetooth <sup>®</sup> 4.1	Bluetooth® 4.2	Bluetooth <sup>®</sup> 5.0
Low duty cycle advertising	Data packet length extension	LE 2 Mbps
Dual mode	LE secure connection	Slot availability mask
LE link layer topology	Link layer privacy	High duty cycle advertising

#### Table 1 Key Bluetooth® features supported by CYW20819

### **1.1 BQB and regulatory testing support**

The CYW20819 fully supports Bluetooth<sup>®</sup> test mode as described in Part I:1 of the specification of the Bluetooth<sup>®</sup> system v3.0. This includes the transmitter tests, normal and delayed loop back tests, and reduced hopping sequence.

In addition to the standard Bluetooth<sup>®</sup> test mode, the CYW20819 also supports enhanced testing features to simplify RF debugging and qualification. These features include:

- Fixed frequency carrier wave (unmodulated) transmission
  - Simplifies some type-approval measurements (Japan)
  - Aids in transmitter performance analysis
- Fixed frequency constant receiver mode
  - Receiver output directed to I/O pin
  - Allows for direct BER measurements using standard RF test equipment
  - Facilitates spurious emissions testing for receive mode
- Fixed frequency constant transmission
- 8-bit fixed pattern or PRBS-9
- Enables modulated signal measurements with standard RF test equipment

#### 1.2 Wi-Fi coexistence support

The CYW20819 includes support for:

- Global coexistence interface for use with Wi-Fi parts
- Serial enhanced coexistence interface (SECI) for use with SECI compatible Wi-Fi parts



## 2 Microprocessor unit

The CYW20819 includes a Cortex<sup>®</sup> M4 processor with 1 MB of program ROM, 176K RAM, and 256 KB of flash. The CM4 has a maximum speed of 96 MHz. The 256 KB of flash is supported by an 8 KB cache allowing direct code execution from flash at near maximum speed and low power consumption.

The CM4 runs all the Bluetooth<sup>®</sup> layers as well as application code. The ROM includes LMAC, HCI, L2CAP, GATT, as well as other stack layers freeing up most of the flash for application usage.

A standard serial wire debug (SWD) interface provides debugging support. Refer to the **"Firmware"** on page 20 section for details on the architecture and layers that are included in the ROM.

### 2.1 Main crystal oscillator

The CYW20819 uses a 24 MHz crystal oscillator (XTAL).

The XTAL must have an accuracy of ±20 ppm as defined by the Bluetooth<sup>®</sup> specification. Two external load capacitors are required to work with the crystal oscillator. The selection of the load capacitors is XTAL-dependent (see **Figure 1**).



#### Figure 1Recommended oscillator configuration

#### Table 2 Reference crystal electrical specifications

Parameter	Conditions	Minimum	Typical	Maximum	Unit
Nominal frequency	_	-	24.000	-	MHz
Oscillation mode	_	Fundamen	tal		_
Frequency accuracy	Includes operating temperature range and aging	-	_	±20	ppm
Equivalent series resistance	_	-	-	60	W
Load capacitance	-	-	8	-	pF
Drive level	_	-	-	200	μW
Shunt capacitance	_	-	-	2	pF

### 2.2 32 kHz crystal oscillator

The CYW20819 includes a 32 kHz oscillator to provide accurate timing during low power operations. Figure 2 shows the 32 kHz XTAL oscillator with external components and Table 3 lists the oscillator's characteristics. This oscillator can be operated with a 32 kHz or 32.768 kHz crystal oscillator or be driven with a clock input at similar frequency. The XTAL must have an accuracy of  $\pm 250$  ppm or better per the Bluetooth<sup>®</sup> spec over temperature and including aging. The default component values are: R1 = 10 M $\Omega$  and C1 = C2 = ~6 pF. The values of C1 and C2 are used to fine-tune the oscillator.



#### Figure 2 32 kHz oscillator block diagram

Table 3	<b>XTAL oscillator</b>	characteristics

Parameter	Symbol	Conditions	Minimum	Typical	Maximum	Unit
Output frequency	F <sub>oscout</sub>	-	-	32.768	-	kHz
Frequency tolerance	_	Over temperature and aging	-	-	250	ppm
XTAL drive level	P <sub>drv</sub>	For crystal selection	-	-	0.5	μW
XTAL series resistance	R <sub>series</sub>	For crystal selection	-	-	70	kΩ
XTAL shunt capacitance	C <sub>shunt</sub>	For crystal selection	-	-	2.2	pF





### 2.3 Low-frequency clock sources

The 32-kHz low-frequency clock (LPO\_32K on the following figure) can be obtained from multiple sources. There are two internal low-power oscillators (LPOs), called the LP-LPO and HP-LPO, as well as external crystal connections (OSC32K). The firmware determines the clock source to use among the available LPOs depending on the accuracy and power requirements. The preferred source is the external LPO (OSC32K) because it has good accuracy with the lowest current consumption. Internal LP-LPO has low current consumption and low accuracy whereas HP-LPO has higher accuracy and higher current consumption. The firmware assumes the external LPO has less than 250 PPM error with little or no jitter.



Figure 3 Simplified clock source



### 2.4 Power modes

The CYW20819 supports the following HW power modes:

- Active mode: Normal operating mode in which all peripherals are available and CPU is active
- Idle mode CPU is paused: In this mode, the CPU is in "wait for interrupt" (WFI) and the HCLK, which is the high frequency clock derived from the main crystal oscillator, is running at a lower clock speed. Other clocks are active and the state of the entire chip is retained.
- Sleep mode: All systems clocks idle except for the LPO. The chip can wake up either after a programmed period of time has expired or if an external event is received via one of the GPIOs. In this mode, CPU is in WFI and the HCLK is not running. The PMU determines if the other clocks can be turned off and does accordingly. State of the entire chip is retained, the internal LDOs run at a lower voltage (where the voltage is managed by the PMU), and SRAM is retained.
- PDS (power down sleep) mode: Radio powered down and digital core mostly powered down except for RAM, registers, and some core logic. CYW20819 can wake up either after a programmed period of time has expired or if an external event is received via one of the GPIOs.
- ePDS (extended PDS) mode: This is an extension of the PDS mode. In this mode, only the main RAM and ePDS control circuitry retains power. As in other modes, the CYW20819 can wake up either after a programmed period or upon receiving an external event.
- HID-OFF (deep sleep) mode: Core, radio, and regulators powered down. Only the LHL IO domain is powered. In this mode, the CYW20819 can be woken up either by an event on one of the GPIOs or after a certain amount of time has expired. After wakeup, the part will go through full FW initialization although it will retain enough information to determine that it came out of HID-OFF and the event that caused the wake up. LPO and RTC are turned OFF in this mode. Either an internal LPO or an external input would provide a measure of time.

Transition between power modes is handled by the on-chip firmware with host/application involvement. In general ePDS is the most power efficient mode for most active use cases. HID-OFF generally works for non connectable beacon type use cases with long advertisement intervals. Refer to the **"Firmware"** on page 20 section for more details.

### 2.5 Watchdog

CYW20819 includes an onboard watchdog timer with a period of approximately 4 seconds. The watchdog timer generates an interrupt to the FW after 2 seconds of inactivity and resets the parts after 4 seconds.

## 2.6 Lockout functionality

The CYW20819 powers up with SWD access to flash and RAM is disabled. After reset, FW checks OCF for the presence of a security lockout field. If present, FW leaves JTAG and SWD flash and RAM access disabled and also blocks any HCI commands from reading the raw contents of the RAM or Flash.

The security field can be programmed in the factory after all programming and testing has been done. Refer to the **ModusToolbox™** documentation for details on how to enable this feature. This provides an effective way of protecting against any tampering, dumping, probing or reverse engineering of OCF resident user application. The only FW upgrade path in this scenario is the secure OTA update.

### 2.7 True random number generator

The CYW20819 includes a hardware TRNG. Applications can access the random number generator via the firmware driver. Refer to the **ModusToolbox™** documentation for details.



Power on and external reset

## **3 Power on and external reset**

**Figure 4** shows power on and reset timing of the CYW20819. After VBAT is applied and reset is inactive, the internal buck turns on, followed by the RF and digital LDOs. Once the LDO outputs have stabilized, the PMU allows the digital core to come out of reset. As shown in the figure below, external reset can be applied at any time subsequent to power up.







Power management unit

## 4 **Power management unit**

**Figure 5** shows the CYW20819 power management unit (PMU) block diagram. The CYW20819 includes an integrated buck regulator, a digital LDO for the digital core, and an RF LDO for the radio. The PMU also includes a brownout detector which places the part in shutdown when input voltage is below a certain threshold.



Figure 5 Power management unit



Power configurations

## 5 Power configurations

CYW20819 supports three power configurations as described in the following table.

#### Table 4Power configurations

Configuration	Description
VBAT and VDDIO	VBAT and VDDIO are supplied externally and are used to generate all other supplies on the device. Reset may be left floating as it has an internal pull-up, may be connected to an external RC, or may be driven externally.
External supplies	PMU is disabled and on-chip regulators are not used. All supplies are provided externally. Reset is driven from the outside.
LDOs and VDDIO	On-chip LDOs are used to generate internal supplies but the on-chip buck is not used. Reset is driven externally.

## 5.1 Configuration 1 - VBAT and VDDIO

In this configuration the device is provided with two supplies (which can also be tied together). RST\_N is either left floating and relies on the internal pull-up to VDDIO to bring the device out of reset or tied to an external RC, or driven externally. All other required supplies are generated on-chip (see the **Figure 6**). Note that VDDIO must be supplied at the same time or before VBAT is supplied.

The device may require an external reset when any supply voltages drop below 1 V. POR operation not guaranteed below 1 V.

Note: RST\_N needs to be held low for additional 4 ms after VDDIO reaches high state.



Figure 6 Configuration 1 - VBAT and VDDIO



Power configurations

### 5.2 Configuration 2 - External supplies

In this configuration the internal regulators are not used and VBAT is not supplied. VDDIO is supplied along with externally generated core and radio supplies. This is shown in the following figure.



Figure 7 Configuration 2 - External supplies

Note that VDDIO must be provided simultaneously or before the rest of the supplies and the device must be held in reset until all supplies are within normal operating ranges.

The device may require a reset if any supply goes outside the normal operating range.

### 5.3 Configuration 3 - LDOs and VDDIO

In this configuration the internal buck regulator is not used. Instead, power is supplied to the internal LDOs which are responsible for supplying the rest of the device.

**Note:** RST\_N needs to be held low for additional 4 ms after VDDIO reaches high state.



#### Figure 8 Configuration 3 - LDOs and VDDIO

Note that VDDIO must be provided simultaneously or before the rest of the supplies and the device must be held in reset until all supplies are within normal operating ranges. The internal LDOs have a small turn-on time which should be accounted for before releasing reset, see **Table 15** for Digital LDO and **Table 17** for RF LDO.

The device may require a reset if any supply goes outside the normal operating range.



Integrated radio transceiver

## 6 Integrated radio transceiver

The CYW20819 has an integrated radio transceiver that has been designed to provide low power operation in the globally available 2.4 GHz unlicensed ISM band. It is fully compliant with Bluetooth<sup>®</sup> radio specification 3.0 and meets or exceeds the requirements to provide the highest communication link quality of service.

#### 6.1 Transmitter path

The CYW20819 features a fully integrated transmitter. The baseband transmit data is GFSK modulated in the 2.4 GHz ISM band.

### 6.1.1 Digital modulator

The digital modulator performs the data modulation and filtering required for the GFSK signal. The fully digital modulator minimizes any frequency drift or anomalies in the modulation characteristics of the transmitted signal.

#### 6.1.2 Power amplifier

The CYW20819 has an integrated power amplifier (PA) that can transmit up to +4 dBm for class 2 operation.

#### 6.2 Receiver path

The receiver path uses a low IF scheme to down-convert the received signal for demodulation in the digital demodulator and bit synchronizer. The receiver path provides a high degree of linearity, and an extended dynamic range to ensure reliable operation in the noisy 2.4 GHz ISM band. The front-end topology, which has built-in out-of-band attenuation, enables the CYW20819 to be used in most applications without off-chip filtering.

#### 6.2.1 Digital demodulator and bit synchronizer

The digital demodulator and bit synchronizer take the low-IF received signal and perform an optimal frequency tracking and bit synchronization algorithm.

#### 6.2.2 Receiver signal strength indicator

The radio portion of the CYW20819 provides a receiver signal strength indicator (RSSI) to the baseband. This enables the controller to take part in a Bluetooth<sup>®</sup> power-controlled link by providing a metric of its own receiver signal strength to determine whether the transmitter should increase or decrease its output power.

#### 6.3 Local oscillator

The local oscillator (LO) provides fast frequency hopping (1600 hops/second) across the band. The CYW20819 uses an internal loop filter.

infineon

Peripherals

# 7 Peripherals

## 7.1 I<sup>2</sup>C compatible master

The CYW20819 provides a 2-pin I<sup>2</sup>C compatible master interface to communicate with I<sup>2</sup>C compatible peripherals. The I<sup>2</sup>C compatible master supports the following clock speeds:

- 100 kHz
- 400 kHz
- 800 kHz (Not a standard I<sup>2</sup>C-compatible speed)
- 1 MHz (Compatibility with high-speed I<sup>2</sup>C-compatible devices is not guaranteed.)

The I<sup>2</sup>C compatible master is capable for doing read, write, write followed by read, and read followed by write operations where read/write can be up to 64 bytes.

SCL and SDA lines can be routed to any of the P0-P39 GPIOs allowing for flexible system configuration. When used as SCL/SDA the GPIOs go into open drain mode and require an external pull-up for proper operation. I<sup>2</sup>C does not support multimaster capability or flexible wait-state insertion by either master or slave devices.

## 7.2 Serial peripheral interface

The CYW20819 has two independent SPI interfaces. Both interfaces support Single, Dual, and Quad mode SPI operations. Either interface can be a master or a slave. Each interface has a 64-byte transmit buffer and a 64-byte receive buffer. To support more flexibility for user applications, the CYW20819 has optional I/O ports that can be configured individually and separately for each functional pin.

SPI I/O voltage depends on VDDO/VDDM.

## 7.3 HCI UART interface

The CYW20819 includes a UART interface for factory programming as well as when operating as a Bluetooth<sup>®</sup> HCI device in a system with an external host. The UART physical interface is a standard, 4-wire interface (RX, TX, RTS, and CTS) with adjustable baud rates from 115200 bps to 3 Mbps. Typical rates are 115200, 921600, 1500000, and 3,000,000 bps although intermediate speeds are also available. Support for changing the baud rate during normal HCI UART operation is included through a vendor-specific command. The CYW20819 UART operates correctly with the host UART as long as the combined baud rate error of the two devices is within ±5%. The UART interface CYW20819 has a 1040-byte receive FIFO and a 1040-byte transmit FIFO to support enhanced data rates. The interface supports the Bluetooth<sup>®</sup> UART HCI (H4) specification. The default baud rate for H4 is 115.2 kbaud.

During HCI mode, the DEV\_WAKE signal can be programmed to wake up the CYW20819 or allow the CYW20819 to sleep when radio activities permit. The CYW20819 can also wake up the host as needed or allow the host to sleep via the HOST\_WAKE signal. Combined, the two signals allow the host and the CYW20819 to optimize system power consumption by allowing independent control of low power modes. DEV\_WAKE and HOST\_WAKE signals can be enabled via a vendor specific command.

The FW UART driver allows applications to select different baud rates.

## 7.4 Peripheral UART interface

The CYW20819 has a second UART that may be used to interface to peripherals. Functionally, the peripheral UART is the same as the HCI UART except for 256-byte TX/RX FIFOs. The peripheral UART is accessed through the I/O ports, which can be configured individually and separately for each functional pin. The CYW20819 can map the peripheral UART to any GPIO.



Peripherals

## 7.5 GPIO ports

The CYW20819 has 22 general purpose I/Os labeled P0-P21. All GPIOs support the following:

- Programmable pull-up/down of approx 45  $k\Omega$
- Input disable, allowing pins to be left floating or analog signals connected without risk of leakage
- Source/sink 8 mA at 3.0 V and 4 mA at 1.8 V
- + P26/P27/P28/P29 sink/source 16 mA at 3.0 V and 8 mA at 1.8 V

Most peripheral functions can be assigned to any GPIO. For details, see Table 6 and Table 7.

### 7.6 Keyboard scanner

The CYW20819 includes a HW key scanner that supports a maximum matrix size of 20x8. The scanner has 8 inputs (also referred to as rows) and 20 outputs (also referred to as columns). Keys are detected by driving the columns down sequentially and sampling the rows. The HW scanner includes support for ghost key detection and debouncing. The scanner can also operate in sleep and PDS modes allowing low power operation while continuing to detect/store all key strokes, up or down. In other low power modes, the scanner can continue to monitor the matrix and initiate exit to active mode upon detecting a change of state.

The application can access the key scanner via the associated firmware driver. Refer to the **"Firmware"** on page 20 section for more details.

### 7.7 Mouse quadrature signal decoder

The CYW20819 includes one double-axis and one single axis quadrature decoders. There are two input lines for each axis and a programmable control signal that can be active HIGH or LOW.

The application can access the quadrature interface via the driver included in the firmware.

## 7.8 ADC

The CYW20819 includes a  $\Sigma$ - $\Delta$  ADC designed for audio and DC measurements. The ADC can measure the voltage on 28 GPIOs (P0, P1, P8–P19, P21–23, P28–P38). When used for analog inputs, the GPIOs must be placed in digital input disable mode to disconnect the digital circuit from the pin and avoid leakage. The internal bandgap reference has  $\pm 5\%$  accuracy without calibration. Calibration and digital correction schemes can be applied to reduce ADC absolute error and improve measurement accuracy in direct current (DC) mode.

The application can access the ADC through the ADC driver included in the firmware.

### 7.9 PWM

The CYW20819 has six internal PWMs, labeled PWM0-5.

- Each of the six PWM channels contains the following registers:
  - 16-bit Initial Value Register (read/write)
  - 16-bit Toggle Register (read/write)
  - 16-bit PWM Counter Value Register (read)
- PWM Configuration Register is shared among PWM0-5 (read/write). This 18-bit register is used:
  - To enable/disable each PWM channel
  - To select the clock of each PWM channel
  - To invert the output of each PWM channel. The application can access the PWM module through the FW driver.

Figure 9 shows the structure of one PWM channel.



#### Peripherals



Figure 9 PWM block diagram

## 7.10 PDM microphone

The CYW20819 accepts a  $\Sigma\Delta$ -based one-bit pulse density modulation (PDM) input stream and outputs filtered samples at either 8 kHz or 16 kHz sampling rates. The PDM signal derives from an external kit that can process analog microphone signals and generate digital signals. The PDM inputs share the filter path with the Aux ADC. Two types of data rates can be supported:

• 8 kHz

• 16 kHz

The external digital microphone takes in a 2.4 MHz clock generated by the CYW20819 and outputs a PDM signal which is registered by the PDM interface with either the rising or falling edge of the 2.4 MHz clock selectable through a programmable control bit. The design can accommodate two simultaneous PDM input channels, so stereo voice is possible.

## 7.11 I<sup>2</sup>S interface

The CYW20819 supports a single I2S digital audio port with both master and slave modes. The I<sup>2</sup>S signals are:

- I<sup>2</sup>S clock: I<sup>2</sup>S SCK
- I<sup>2</sup>S word select: I<sup>2</sup>S WS
- I<sup>2</sup>S data out: I<sup>2</sup>S DO
- I<sup>2</sup>S data in: I<sup>2</sup>S DI

I<sup>2</sup>S SCK and I<sup>2</sup>S WS become outputs in Master mode and inputs in slave mode, while I<sup>2</sup>S DO always stays as an output. The channel word length is 16 bits and the data is justified so that the MSB of the left-channel data is aligned with the MSB of the I<sup>2</sup>S bus, per I<sup>2</sup>S specifications. The MSB of each data word is transmitted one bit clock cycle after the I<sup>2</sup>S WS transition, synchronous with the falling edge of bit clock. Left channel data is transmitted



Peripherals

when I<sup>2</sup>S WS is LOW, and right-channel data is transmitted when I<sup>2</sup>S WS is HIGH. Data bits sent by the CYW20819 are synchronized with the falling edge of I<sup>2</sup>S SCK and should be sampled by the receiver on the rising edge of the I<sup>2</sup>S SCK.

The clock rate in Master mode is as follows:

• 16 kHz  $\times$  16 bits per frame = 256 kHz

The master clock is generated from the reference clock using an N/M clock divider. In the slave mode, any clock rate is supported up to a maximum of 3.072 MHz.

## 7.12 PCM interface

The CYW20819 includes a PCM interface that can connect to linear PCM codec devices in Master or Slave mode. In Master mode, the CYW20819 generates the PCM\_CLK and PCM\_SYNC signals. In Slave mode, these signals are provided by another master on the PCM interface and are inputs to the CYW20819. The configuration of the PCM interface may be adjusted by the host through the use of vendor-specific HCI commands.

**Note:** The PCM interface shares HW with the I2S interface and only one can be used at any time. Only audio source (other than SCO) use cases are supported on CYW20819.

## 7.12.1 Slot mapping

The CYW20819 supports up to three simultaneous full-duplex channels through the PCM Interface. These three channels are time-multiplexed onto the single PCM interface by using a time-slotting scheme where the 8 kHz or 16 kHz audio sample interval is divided into as many as 16 slots. The number of slots is dependent on the selected interface rate (128 kHz, 512 kHz, or 1024 kHz). The corresponding number of slots for these interface rate is 1, 2, 4, 8, and 16, respectively. Transmit and receive PCM data from an SCO channel is always mapped to the same slot. The PCM data output driver tristates its output on unused slots to allow other devices to share the same PCM interface signals. The data output driver tristates its output after the falling edge of the PCM clock during the last bit of the slot.

## 7.12.2 Frame synchronization

The CYW20819 supports both short- and long-frame synchronization in both Master and Slave modes. In short Frame Synchronization mode, the frame synchronization signal is an active-high pulse at the audio frame rate that is a single-bit period in width and is synchronized to the rising edge of the bit clock. The PCM slave looks for a high on the falling edge of the bit clock and expects the first bit of the first slot to start at the next rising edge of the clock. In Long-Frame Synchronization mode, the frame synchronization signal is again an active-high pulse at the audio frame rate; however, the duration is three bit periods and the pulse starts coincident with the first bit of the first slot.

## 7.12.3 Data formatting

The CYW20819 may be configured to generate and accept several different data formats. For conventional Narrow Band Speech mode, the CYW20819 uses 13 of the 16 bits in each PCM frame. The location and order of these 13 bits can be configured to support various data formats on the PCM interface. The remaining three bits are ignored on the input and may be filled with 0s, 1s, a sign bit, or a programmed value on the output. The default format is 13-bit 2's complement data, left justified, and clocked MSB first.



Firmware

## 8 Firmware

The CYW20819 ROM firmware runs on a real time operating system and handles the programming and configuration of all on-chip hardware functions as well as the Bluetooth<sup>®</sup>/LE baseband, LMAC, HCI, GATT, ATT, L2CAP, and SDP layers. The ROM also includes drivers for on-chip peripherals as well as handling on-chip power management functions including transitions between different power modes. The ROM also supports OTA firmware update and acts as a root of trust

The CYW20819 is fully supported by the ModusToolbox<sup>™</sup>. ModusToolbox<sup>™</sup> releases provide the latest ROM patches, drivers, and sample applications allowing customized applications using the CYW20819 to be built quickly and efficiently.

Refer to the **ModusToolbox™** documentation for details on the software and how to write applications/profiles using the CYW20819.



Pin assignments and GPIOs

# 9 Pin assignments and GPIOs

This section addresses both 62-pin FBGA assignment and general purpose IO's (GPIOs) for the CYW20819 device.

### 9.1 62-pin FBGA assignment

#### Table 562-pin FBGA assignment

Pin name	Pin number	I/O	Power	Description
Pin name	FBGA-62	1/0	domain	Description
Baseband supply				
VDD01	B8	Ι	VDDO	I/O pad power supply
VDDO2	D1	Ι	VDDO	I/O pad power supply
VDDC	C8, E1	I/O	VDDC	Baseband core power supply
RF power supply	·			
IFVDD	F6	Ι	IFVDD	IFPLL power supply
PLLVDD	G8	Ι	PLLVDD	RFPLL and crystal oscillator supply
PAVDD	H5	Ι	PAVDD	PA supply
VCOVDD	H8	Ι	VCOVDD	VCO supply
Onboard LDO's				
DIGLDO_VDDOUT	G4	0	_	Internal digital LDO output
RFLDO_VDDOUT	H4	0	_	RF LDO output
RFLDO_DIGLDO_VDDIN	E5	I	_	Internal digital LDO and RF LDO input
SR_PVDD	H3	Ι	_	Core buck input
SR_VLX	H2	0	_	Core buck output
PMU_AVDD	G3	Ι	_	PMU supply
Ground pins	+			•
VSSC	C3, C6, E3	Ι	VSS	Ground
ADC_AVSS	A8	Ι	AVSS	Analog ground
PMU_AVSS	F4	Ι	VSS	PMU ground
PLLVSS	F7	Ι	VSS	Ground
PAVSS	G6	Ι	VSS	Ground
VCOVSS	G7	Ι	VSS	Ground
SR_PVSS	H1	Ι	VSS	Ground
IFVSS	H7	Ι	VSS	Ground
UART	·			
UART_CTS_N	C7	I, PU	VDDO	Clear to send (CTS) for HCI UART interface. Leave unconnected if not used.
UART_RTS_N	E6	O, PU	VDDO	Request to send (RTS) for HCI UART interface. Leave unconnected if not used.
UART_RXD	D7	Ι	VDDO	UART serial input. Serial data input for the HCI UART interface.
UART_TXD	D6	0, PU	VDDO	UART serial output. Serial data output for the HCI UART interface.



Pin assignments and GPIOs

#### Table 562-pin FBGA assignment (Cont.)

Pin name	Pin number	I/O	Power	Description
	FBGA-62	-1	domain	
Crystal		-		
XTALI	F8	I	PLLVDD	Crystal oscillator input. See "The XTAL must have an accuracy of ±20 ppm as defined by the Bluetooth <sup>®</sup> specification. Two external load capacitors are required to work with the crystal oscillator. The selection of the load capacitors is XTAL-dependent ( <b>Figure 1</b> )" for options.
XTALO	E8	0	PLLVDD	Crystal oscillator output
XTALI_32K	B7	I	VDDO	Low-power oscillator input
XTALO_32K	A7	0	VDDO	Low-power oscillator output
Other				
RF	H6	-	Ι	RF antenna port
RST_N	G1	I	VDDO	Active-low system reset with internal pull-up resistor
JTAG_SEL	G2	-	_	Arm <sup>®</sup> JTAG debug mode control. Connect to GND for all applications.
<b>Reserved pins</b>				
Reserved	F5, G5	N/A	N/A	Reserved. Leave unconnected.
GPIOs				
HOST_WAKE	D8	0	VDDO	A signal from the CYW20819 device to the host indicating that the Bluetooth® device requires attention.
DEV_WAKE	E7	I	VDDO	A signal from the host to the CYW20819 indicating that the host requires attention.
P0	D2	I/O	VDDO	Recommended functions for P0
				<ul> <li>Keyboard scan input (row): KSI0</li> </ul>
				• A/D converter input 29
				<ul> <li>Peripheral UART: puart_tx</li> </ul>
				<ul> <li>SPI_1: MOSI (master only)</li> </ul>
				• UART1_TXD
				P0 can also be remapped using Supermux I/O functions as defined in <b>Table 6</b> and <b>Table 7</b> .
P1	C1	I/O	VDDO	Recommended functions for P1
				<ul> <li>Keyboard scan input (row): KSI1</li> </ul>
				• A/D converter input 28
				<ul> <li>Peripheral UART: puart_rts</li> </ul>
				• SPI_1: MISO (slave only)
				• UART1_RXD
				Can also be remapped using Supermux I/O functions as defined in <b>Table 6</b> and <b>Table 7</b> .



	Pin number		Power	
Pin name	FBGA-62	I/O	domain	Description
P2	B5	I/O	VDDO	Recommended functions for P2
				Keyboard scan input (row): KSI2
				Quadrature: QDX0
				• SPI_1: MOSI (master only)
				• UART1_RTS_N
				P2 can also be remapped using Supermux I/O functions as defined in <b>Table 6</b> and <b>Table 7</b> .
23	A5	I/O	VDDO	Recommended functions for P3
				<ul> <li>Keyboard scan input (row): KSI3</li> </ul>
				Quadrature: QDX1
				• UART1_CTS_N
				<ul> <li>SPI_1: SPI_CLK (master only)</li> </ul>
				P3 can also be remapped using Supermux I/O functions as defined in <b>Table 6</b> and <b>Table 7</b> .
54	C5	I/O	VDDO	Recommended functions for P4
				<ul> <li>Keyboard scan input (row): KSI4</li> </ul>
				Quadrature: QDY0
				<ul> <li>SPI_1: MOSI (master only)</li> </ul>
				P4 can also be remapped using Supermux I/O functions as defined in <b>Table 6</b> and <b>Table 7</b> .
P5	B4	I/O	VDDO	Recommended functions for P5
				Keyboard scan input (row): KSI5
				Quadrature: QDY1
				<ul> <li>Peripheral UART: puart_tx</li> </ul>
				<ul> <li>SPI_1: MISO (slave only)</li> </ul>
				• I <sup>2</sup> C: SDA
				P5 can also be remapped using Supermux I/O functions as defined in <b>Table 6</b> and <b>Table 7</b> .
26	A4	I/O	VDDO	Recommended functions for P6
				<ul> <li>Keyboard scan input (row): KSI6</li> </ul>
				Quadrature: QDZ0
				<ul> <li>Peripheral UART: puart_rts</li> </ul>
				• PWM2
				P6 can also be remapped using Supermux I/O functions as defined in <b>Table 6</b> and <b>Table 7</b> .
P7	A6	I/O	VDDO	Recommended functions for P8
				<ul> <li>Keyboard scan output (column): KSO0</li> </ul>
				A/D converter input 27
				<ul> <li>External T/R switch control: ~tx_pd</li> </ul>
				P8 can also be remapped using Supermux I/O functions as defined in <b>Table 6</b> and <b>Table 7</b> .



	Pin number		I/O Power domain	
Pin name	FBGA-62	I/O		Description
P8	A2	I/O	VDDO	Recommended functions for P9
				<ul> <li>Keyboard scan output (column): KSO1</li> </ul>
				A/D converter input 26
				<ul> <li>External T/R switc0h control: tx_pd</li> </ul>
				P9 can also be remapped using Supermux I/O functions as defined in <b>Table 6</b> and <b>Table 7</b> .
9	C2	I/O	VDDO	Recommended functions for P10
				<ul> <li>Keyboard scan output (column): KSO2</li> </ul>
				A/D converter input 25
				<ul> <li>External PA ramp control: PA_Ramp</li> </ul>
				P10 can also be remapped using Supermux I/O functions as defined in <b>Table 6</b> and <b>Table 7</b> .
P10	B2	I/O	VDDO	Recommended functions for P11
				<ul> <li>Keyboard scan output (column): KSO3</li> </ul>
				A/D converter input 24
				P11 can also be remapped using Supermux I/O functions as defined in <b>Table 6</b> and <b>Table 7</b> .
P11	A1	I/O	VDDO	Recommended functions for P12
				<ul> <li>Keyboard scan output (column): KSO4</li> </ul>
				A/D converter input 23
				P12 can also be remapped using Supermux I/O functions as defined in <b>Table 6</b> and <b>Table 7</b> .
P12	B1	I/O	VDDO	Recommended functions for P13
				<ul> <li>Keyboard scan output (column): KSO5</li> </ul>
				A/D converter input 22
				• PWM3
				P13 can also be remapped using Supermux I/O functions as defined in <b>Table 6</b> and <b>Table 7</b> .
P13	B3	I/O	VDDO	Recommended functions for P14
				Keyboard scan output (column): KSO6
				A/D converter input 21
				• PWM2
				P14 can also be remapped using Supermux I/O functions as defined in <b>Table 6</b> and <b>Table 7</b> .
P14	B6	I/O	VDDO	Recommended functions for P15
				<ul> <li>Keyboard scan output (column): KSO7</li> </ul>
				A/D converter input 20
				P15 can also be remapped using Supermux I/O functions as defined in <b>Table 6</b> and <b>Table 7</b> .
P15	A3	I/O	VDDO	Recommended functions for P17
				<ul> <li>Keyboard scan output (column): KSO9</li> </ul>
				• A/D converter input 18
				P17 can also be remapped using Supermux I/O functions as defined in <b>Table 6</b> and <b>Table 7</b> .



	Pin number		Power	
Pin name	FBGA-62	I/O	domain	Description
P16	D4	I/O	VDDO	Recommended functions for P26
				• Keyboard scan output (column): KSO18
				• PWM0
				<ul> <li>SPI_1: SPI_CS (slave only)</li> </ul>
				Optical control output: QOC0
				• Current: 16 mA sink
				P26 can also be remapped using Supermux I/O functions as defined in <b>Table 6</b> and <b>Table 7</b> .
P17	F1	I/O	VDDO	Recommended functions for P27
				<ul> <li>Keyboard scan output (column): KSO19</li> </ul>
				• PWM1
				<ul> <li>SPI_1: MOSI (master only)</li> </ul>
				Optical control output: QOC1
				Current: 16 mA sink
				P27 can also be remapped using Supermux I/O functions as defined in <b>Table 6</b> and <b>Table 7</b> .
P18	C4	I/O	VDDO	Recommended functions for P28
				• PWM2
				<ul> <li>SCL3 (master and slave)</li> </ul>
				Optical control output: QOC2
				A/D converter input 11
				Current: 16 mA sink
				P28 can also be remapped using Supermux I/O functions as defined in <b>Table 6</b> and <b>Table 7</b> .
P19	D3	I/O	VDDO	Recommended functions for P29
				• PWM3
				<ul> <li>SDA3 (master and slave)</li> </ul>
				Optical control output: QOC3
				A/D converter input 10
				Current: 16 mA sink
				P29 can also be remapped using Supermux I/O functions as defined in <b>Table 6</b> and <b>Table 7</b> .
P20	F2	I/O	VDDO	Recommended functions P32
				A/D converter input 7
				Quadrature: QDX0
				Auxiliary clock output: ACLK0
				<ul> <li>Peripheral UART: puart_tx</li> </ul>
				P32 Can also be remapped using Supermux I/O functions as defined in <b>Table 6</b> and <b>Table 7</b> .



Pin assignments and GPIOs

#### Table 562-pin FBGA assignment (Cont.)

D'u uname	Pin number		Power	Description
Pin name	FBGA-62	I/O	domain	Description
P21	E2	I/O	VDDO	Recommended functions for P37
				<ul> <li>A/D converter input 2</li> </ul>
				Quadrature: QDZ1
				<ul> <li>SPI_1: MISO (slave only)</li> </ul>
				<ul> <li>Auxiliary clock output: ACLK1</li> </ul>
				• I <sup>2</sup> C: SCL
				P37 can also be remapped using Supermux I/O functions as defined in <b>Table 6</b> and <b>Table 7</b> .
Strapping pins	•			
PMU_LDO_ONLY_STRAP	E4	Ι	VDDO	Strap pin to indicate LDO-only mode
	•			*



Input           SWDCK           SWDIO           SPI1_CLK           SPI1_CS           SPI1_CS           SPI1_MOSI           SPI1_MISO           SPI1_IO2           SPI1_IO3           SPI2_CC           SPI2_CCS           SPI2_MOSI           SPI2_MOSI           SPI2_MOSI           SPI2_MOSI           SPI2_MOSI           SPI2_MOSI           SPI2_IO2           SPI2_IO3           SPI2_IO3           SPI2_IO3           SPI2_IO3           SPI2_INT           puart_rx           puart_rx           puart_rx           SDA           SCL           SDA           SCL2           SDA           SCL2           SDA           SCL2           SDA           SCL           SDA           SCL           SDA           SCL           SDA           SCL           SDA           SCL           SDA           SCL      SPIC_ININ </th <th>Table 6</th> <th>GPIO Supermux input functions</th>	Table 6	GPIO Supermux input functions
SWDIO           SPI1_CLK           SPI1_CS           SPI1_MOSI           SPI1_MISO           SPI1_IO2           SPI1_IO3           SPI1_IO3           SPI2_CCK           SPI2_CCS           SPI2_MOSI           SPI2_MOSI           SPI2_IO2           SPI2_IO3           SPI2_IO3           SPI2_IO3           SPI2_IO3           SPI2_IO3           SPI2_INT           puart_rx           puart_rx           puart_cts_n           SCL           SDA           SCL2           SDA2           PCM_IN           PCM_CLK           PCM_SYNC           I2S_DI           I2S_US           I2S_UK           PDM_IN_Ch_1		Input
SPI1_CLK           SPI1_CS           SPI1_MOSI           SPI1_IO2           SPI1_IO3           SPI1_INT           SPI2_CK           SPI2_CS           SPI2_MOSI           SPI2_MOSI           SPI2_IO2           SPI2_IO3           SPI2_IO2           SPI2_IO3           SPI2_IO3           SPI2_INT           puart_rx           puart_cts_n           SCL           SDA           SCL2           SDA2           PCM_IN           PCM_CLK           PCM_SYNC           I2S_DI           I2S_US           I2S_LK           PDM_IN_Ch_1	SWDCK	
SPI1_CS           SPI1_MOSI           SPI1_MISO           SPI1_IO2           SPI1_IO3           SPI2_IO3           SPI2_CK           SPI2_CS           SPI2_MISO           SPI2_IO2           SPI2_IO3           SPI2_IO3           SPI2_INT           puart_rx           puart_cts_n           SCL           SDA           SCL2           SDA           SCL3           SDA           SCL4           SDA           SCL5           SDA           SCL6           SDA           SCL7           SDA      SC2           SDA	SWDIO	
SPI1_MOSI           SPI1_MISO           SPI1_IO2           SPI1_IO3           SPI1_IO3           SPI2_IO3           SPI2_CLK           SPI2_CS           SPI2_MOSI           SPI2_INO           SPI2_IO2           SPI2_IO2           SPI2_IO3           SPI2_INT           puart_rx           puart_cts_n           SCL           SDA           SCL2           SDA           SCL2           SDA           SCL2           SDA           SCL2           SDA           SCL2           SDA           SCL2           SDA2           PCM_IN           PCM_CLK           PCM_SYNC           I2S_DI           I2S_VS           I2S_CLK           PDM_IN_Ch_1	SPI1_CLK	
SPI1_MISO           SPI1_IO2           SPI1_IO3           SPI1_INT           SPI2_CLK           SPI2_CS           SPI2_MOSI           SPI2_MOSI           SPI2_IO2           SPI2_IO3           SPI2_INT           puart_rx           puart_cts_n           SCL           SDA           SCL2           SDA2           PCM_IN           PCM_SYNC           I2S_DI           I2S_WS           I2S_CLK           PDM_IN_CCh_1	SPI1_CS	
SPI1_IO2         SPI1_IO3         SPI2_CLK         SPI2_CS         SPI2_MOSI         SPI2_MISO         SPI2_IO2         SPI2_IO3         SPI2_INT         puart_rx         puart_cts_n         SCL         SDA         SCL2         SDA         SCL2         SDA         PCM_IN         PCM_CLK         PCM_SYNC         I2S_DI         I2S_CLK         PDM_IN_CCh_1	SPI1_MOSI	
SPI1_IO3         SPI2_CLK         SPI2_CS         SPI2_MOSI         SPI2_MISO         SPI2_IO2         SPI2_IO3         SPI2_INT         puart_rx         puart_cts_n         SCL         SDA         SCL2         SDA         SCL2         SDA         PCM_IN         PCM_CLK         PCM_SYNC         I2S_DI         I2S_CLK         PDM_IN_CCh_1	SPI1_MISO	
SPI1_INT         SPI2_CLK         SPI2_CS         SPI2_MOSI         SPI2_MISO         SPI2_IO2         SPI2_IO3         SPI2_INT         puart_rx         puart_cts_n         SCL         SDA         SCL2         SDA2         PCM_IN         PCM_CLK         PCM_SYNC         I2S_DI         I2S_VS         I2S_CLK         PDM_IN_Ch_1	SPI1_IO2	
SPI2_CLK           SPI2_CS           SPI2_MOSI           SPI2_MISO           SPI2_IO2           SPI2_IO3           SPI2_INT           puart_rx           puart_cts_n           SCL           SDA           SCL2           SDA2           PCM_IN           PCM_CLK           PCM_SYNC           I2S_DI           I2S_US           I2S_CLK           PDM_IN_Ch_1	SPI1_IO3	
SPI2_CS           SPI2_MOSI           SPI2_MISO           SPI2_IO2           SPI2_IO3           SPI2_INT           puart_rx           puart_cts_n           SCL           SDA           SCL2           SDA2           PCM_IN           PCM_SYNC           I2S_DI           I2S_UK           PDM_IN_Ch_1	SPI1_INT	
SPI2_MOSI           SPI2_MISO           SPI2_IO2           SPI2_IO3           SPI2_INT           puart_rx           puart_cts_n           SCL           SDA           SCL2           SDA2           PCM_IN           PCM_SYNC           I2S_DI           I2S_UK           PDM_IN_Ch_1	SPI2_CLK	
SPI2_MISO         SPI2_IO2         SPI2_IO3         SPI2_INT         puart_rx         puart_cts_n         SCL         SDA         SCL2         SDA2         PCM_IN         PCM_SYNC         I2S_DI         I2S_UK         PDM_IN_Ch_1	SPI2_CS	
SPI2_IO2         SPI2_IO3         SPI2_INT         puart_rx         puart_cts_n         SCL         SDA         SCL2         SDA2         PCM_IN         PCM_SYNC         I2S_DI         I2S_WS         I2S_CLK         PDM_IN_Ch_1	SPI2_MOSI	
SPI2_I03         SPI2_INT         puart_rx         puart_cts_n         SCL         SDA         SCL2         SDA2         PCM_IN         PCM_SYNC         I2S_DI         I2S_WS         I2S_CLK         PDM_IN_Ch_1	SPI2_MISO	
SPI2_INT         puart_rx         puart_cts_n         SCL         SDA         SCL2         SDA2         PCM_IN         PCM_CLK         PCM_SYNC         I2S_DI         I2S_WS         I2S_CLK         PDM_IN_Ch_1	SPI2_I02	
puart_rx           puart_cts_n           SCL           SDA           SCL2           SDA2           PCM_IN           PCM_CLK           PCM_SYNC           I2S_DI           I2S_CLK           PDM_IN_Ch_1	SPI2_I03	
puart_cts_n           SCL           SDA           SCL2           SDA2           PCM_IN           PCM_CLK           PCM_SYNC           I2S_DI           I2S_VS           I2S_CLK           PDM_IN_Ch_1	SPI2_INT	
SCL           SDA           SCL2           SDA2           PCM_IN           PCM_CLK           PCM_SYNC           I2S_DI           I2S_WS           I2S_CLK           PDM_IN_Ch_1	puart_rx	
SDA         SCL2         SDA2         PCM_IN         PCM_CLK         PCM_SYNC         I2S_DI         I2S_WS         I2S_CLK         PDM_IN_Ch_1	puart_cts_n	
SCL2         SDA2         PCM_IN         PCM_CLK         PCM_SYNC         I2S_DI         I2S_WS         I2S_CLK         PDM_IN_Ch_1	SCL	
SDA2         PCM_IN         PCM_CLK         PCM_SYNC         I2S_DI         I2S_WS         I2S_CLK         PDM_IN_Ch_1	SDA	
PCM_IN         PCM_CLK         PCM_SYNC         I2S_DI         I2S_WS         I2S_CLK         PDM_IN_Ch_1	SCL2	
PCM_CLK         PCM_SYNC         I2S_DI         I2S_WS         I2S_CLK         PDM_IN_Ch_1	SDA2	
PCM_SYNC           I2S_DI           I2S_WS           I2S_CLK           PDM_IN_Ch_1	PCM_IN	
I2S_DI         I2S_WS         I2S_CLK         PDM_IN_Ch_1	PCM_CLK	
I2S_WS I2S_CLK PDM_IN_Ch_1	PCM_SYNC	
I2S_CLK PDM_IN_Ch_1	I2S_DI	
PDM_IN_Ch_1	I2S_WS	
	I2S_CLK	
PDM_IN_Ch 2	PDM_IN_Ch_1	
	PDM_IN_Ch 2	



Pin assignments and GPIOs

#### Table 7 GPIO Supermux output functions

Output
do_P# (data out of GPIO. For example: P0)
do_PCM_IN
do_PCM_OUT
do_PCM_CLK
do_PCM_SYNC
do_I2S_DO
do_I2S_DI
do_I2S_WS
do_I2S_CLK
do_CLK_REQ
IR_TX
kso0
kso1
kso2
kso3
kso4
kso5
kso6
kso7
kso8
kso9
kso10
kso11
kso12
kso13
kso14
kso15
kso16
kso17
kso18
kso19
do_P# pwm0
do_P# pwm1
do_P# pwm2
do_P# pwm3
do_P# pwm4
do_P# pwm5
aclk0
aclk1
HID_OFF
pa_ramp
tx_pd
~tx_pd



Pin assignments and GPIOs

#### Table 7GPIO Supermux output functions (Cont.)

	Output
SWDIO	
SDA2	
SCL2	
puart_tx (uart2_tx)	
puart_rts_n (uart2_rts_n)	
SPI1_CLK	
SPI1_CS	
SPI1_MOSI	
SPI1_MISO	
SPI1_IO2	
SPI1_IO3	
SPI2_CLK	
SPI2_CS	
SPI2_MOSI	
SPI2_MISO	
SPI2_I02	
SPI2_I03	

## 9.2 I/O states

When RST\_N = 0 (during reset), all GPIOs (P0 to P39) are input-pins, no pull-up/pull-down and input-disabled. In auto-baud (RST\_N=1 and no FW programming), all GPIOs (P0 to P39) are input-pins and no pull-up/pull-down. Input signals are allowed to pass.



Ball maps

## 10 Ball maps

### 10.1 62-Pin FBGA pin map

The CYW20819 62-pin FBGA package is shown in Figure 10.



#### Figure 10 62-pin FBGA ball map

**Note:** Pins F5 and G5 are used as PALDO\_VDDIN and PALDO\_VDDOUT on CYW20820 respectively. Please refer to CYW20820 datasheet for detail.



## **11** Specifications

#### **11.1** Electrical characteristics

**Caution!** The absolute maximum ratings in **Table 8** indicate levels where permanent damage to the device can occur, even if these limits are exceeded for only a brief duration. Functional operation is not guaranteed under these conditions. Operation at absolute maximum conditions for extended periods can adversely affect long-term reliability of the device.

#### Table 8 Absolute maximum ratings

	Specification				
Requirement parameter	Min.	Nom.	Max.	Unit	
Maximum junction temperature	-	-	125	°C	
VDDO1/VDDO2	-0.5	-	3.45		
IFVDD/PLLVDD/VCOVDD/VDDC	-0.5	-	1.38	]	
PMUAVDD/SR_PVDD	-0.5	-	3.45	1	
DIGLDO_VDDIN	-0.5	-	1.65	v	
RFLDO_VDDIN	-0.5	-	1.65	7 °	
MIC_AVDD	-0.5	-	3.45		

#### Table 9 ESD/latchup

Doguizament navameter		Unit		
Requirement parameter	Min.	Nom.	Max.	Unit
ESD tolerance HBM	-2000	-	2000	V
ESD tolerance CDM	-500	-	500	-
Latch-up	-	200	-	mA

#### Table 10 Environmental ratings

Characteristic	Value	Unit
Operating temperature	-30 to +85	°C
Storage temperature	-40 to +150	



Table 11 Recommended Operating	; Conditions					
Davamatar		Specification				
Parameter	Min.	Тур.	Max.	Unit		
VDDC	1.045 <sup>[1]</sup>	1.2	1.26			
IFVDD <sup>[3]</sup>	1.14	1.2	1.26			
PLLVDD <sup>[3]</sup>	1.14	1.2	1.26	-		
VCOVDD <sup>[3]</sup>	1.14	1.2	1.26			
PAVDD <sup>[3]</sup>	1.14	1.2	1.26			
VDDO1 <sup>[2]</sup>	1.71	3.0	3.3	V		
VDDO2 <sup>[2]</sup>	1.71	3.0	3.3			
PMU_AVDD	1.71	3.0	3.3			
SR_PVDD	1.71	3.0	3.3			
RFLDO_VDDIN	1.26	1.26	1.38			
DIGLDO_VDDIN	1.26	1.26	1.38			

#### Table 11 **Becommended Operating Conditions**

#### Notes

1. 1.14 V for > 48 MHz operation.
 VDDO1 must be equal to VDDO2. Recommend that these be provided from the same source.
 IFVDD, PLLVDD, VCOVDD, and PAVDD must all be equal. Recommend providing from the same supply.

#### 11.2 **Brown out**

The CYW20819 uses an onboard low voltage detector to shut down the part when supply voltage (VDDBAT3V) drops below the operating range.

#### Table 12 Shutdown voltage

Parameter		Unit		
Falameter	Min.	Тур.	Max.	Unic
V <sub>SHUT</sub>	1.5	1.56	1.7	V



### **11.3** Core buck regulator

#### Table 13Core buck regulator

Parameter	Conditions	Min.	Тур.	Max.	Unit
Input supply, VBAT	DC range	1.71	3.0	3.3	V
Output current	Active mode	-	< 60	100	mA
	PDS mode	-	< 60	70	
Output voltage	Active mode	1.1	1.26	1.4	V
	PDS mode, 40 mV min regulation window.	0.76	0.94 Avg	1.4	
Output voltage accuracy	Active mode, includes line and load regulation. Before trim	-4	-	+4	%
Ripple voltage	Active mode 2.2 $\mu$ H ± 25% inductor, DCR = 114 m $\Omega$ ± 20% 4.7 $\mu$ F ± 10% capacitor, Total ESR < 20 m $\Omega$	-	3	-	mV
	PDS mode	-	_	-	
Output inductor, L	Refer to the <b>Recommended component</b> section	$1.6^{[4]}$	2.2	-	μH
Output capacitor, C <sub>OUT</sub>	for more details.	3.0 <sup>[4]</sup>	4.7	-	
Input capacitor, C <sub>IN</sub>	]	4.0 <sup>[4]</sup>	10	-	μF
Input supply voltage ramp time	0 to 3.3 V	40	-	-	μs

#### Note

4. Minimum values represent minimums after derating due to tolerance, temperature, and voltage effects.

#### **11.4** Recommended component

#### Table 14Recommended component

Parameter	Conditions	Min.	Тур.	Max.	Unit
External inductor, L	2.2 μH ±25%, DCR = 114 mΩ ±20%, ACR < 1 (for frequency < 1 MHz)	1.6	2.2	-	μH
External output capacitor, C <sub>OUT</sub>	4.7 $\mu$ F ±10%, 6.3 V, 0603 inch, X5R, MLCC capacitor +board total-ESR < 20 m $\Omega$	3.0	4.7	-	
External input capacitor, C <sub>IN</sub>	For SR_VDDBAT pin, ceramic, X5R, 0402, ESR < 30 m  at 4 MHz, +/-20%, 6.3 V, 10 $\mu F$	4	10	-	μF

## 11.5 Digital LDO

Table 15 Digital LDO

Parameter	Condition	Min	Тур	Мах	Unit
Input supply, DIGLDO_VDDIN	Min must be met for correct operation	V <sub>OUT</sub> + 20 mV	1.26	1.4	V
Output voltage, DIGLDO_VDDOUT	Range	0.9	1.2	1.275	
	Step	-	25	-	mV
	Accuracy	-4	_	+4	%
Dropout voltage	At max load current	-	-	20	mV
Output current	DC load	-	30	60	mA
Quiescent current	At T $\leq 85^{\circ}$ C, V <sub>IN</sub> = 1.4 V	-	-	50	μA
Output load capacitor, C <sub>OUT</sub>	Total trace + cap ESR must be < 80 m $\Omega$	1.55 <sup>[5]</sup>	2.2	-	μF
Line regulation	$1.235 V \le V_{IN} \le 1.4 V$	_	_	10	mV/V
Load regulation	$V_{OUT} = 1.2 \text{ V}, V_{IN} = 1.26 \text{ V}, 1 \text{ mA} \le I_{OUT} \le 25 \text{ mA}$	-	-	1	mV/ mA
Load step error	I <sub>OUT</sub> step 1 mA ↔ 20 mA @ 1 μs rise/fall, C <sub>OUT</sub> = 2.2 μF, V <sub>IN</sub> = 1.235 V, V <sub>OUT</sub> = 1.2 V	-24	-	+24	mV
Leakage current	Power down mode, V <sub>IN</sub> = 1.4V, temp = 25°C	-	-	50	nA
	Power down mode, V <sub>IN</sub> = 1.4V, temp = 125°C	-	-	2	μA
In-rush current	$C_{OUT} = 2.2 \ \mu\text{F}, V_{IN} = 1.4 \ \text{V}, V_{OUT} = 1.2 \ \text{V}$	_	-	100	mA
LDO turn on time	$C_{OUT} = 2.2 \ \mu\text{F}, V_{IN} = 1.4 \ \text{V}, V_{OUT} = 1.2 \ \text{V}, I_{OUT} = 20 \ \text{mA}$	-	-	120	μs
PSRR	$C_{OUT} = 2.2 \ \mu\text{F}, 1.235 \ \text{V} \le V_{\text{IN}} \le 1.4 \ \text{V}, V_{OUT} = 1.2 \ \text{V}, \ I_{OUT} = 20 \ \text{mA} \ f = 1 \ \text{kHz} \ f = 100 \ \text{kHz}$	25 13	-	-	dB

#### Note

5. Minimum values represent minimums after derating due to tolerance, temperature, and voltage effects.

#### **11.6 Recommended component**

#### Table 16Recommended component

Parameter	Conditions	Min.	Тур.	Max.	Unit
External output capacitor, C <sub>OUT</sub>	2.2 $\mu F$ ±10%, 10 V, 0402 inch, X5R, MLCC capacitor +board total- ESR < 20 m $\Omega$	1.55	2.2	-	μF



## 11.7 RF LDO

Table 17 RF LDO

Parameter	Conditions	Min.	Тур.	Max.	Unit	
Input supply, RFLDO_VDDIN	Min must be met for correct operation	V <sub>OUT</sub> + 20 mV	1.26	1.4 V		
Output voltage, RFLDO_VDDOUT	Range	1.1	1.2	1.275	v	
	Step	_	25	-	mV	
	Accuracy	-4	-	+4	%	
Dropout voltage	At max load current	-	-	20	mV	
Output current	DC load	_	20	60	mA	
Quiescent current	At T $\leq$ 85°C, V <sub>IN</sub> = 1.4 V	_	-	50	μA	
Output load capacitor, C <sub>OUT</sub>	Total trace + cap ESR must be < 80 mΩ	1.55 <sup>[6]</sup>	2.2	-	μF	
Line regulation	$1.235 \text{ V} \le \text{V}_{\text{IN}} \le 1.4 \text{ V}$	_	-	10	mV/V	
Load regulation	$V_{OUT} = 1.2 \text{ V}, V_{IN} = 1.26 \text{ V}, 1 \text{ mA} \le I_{OUT} \le 25 \text{ mA}$	-	-	1	mV/m A	
Load step error	I <sub>OUT</sub> step 1 mA ↔ 20 mA @ 1 μs rise/fall, C <sub>OUT</sub> = 2.2 μF, V <sub>IN</sub> = 1.235 V, V <sub>OUT</sub> = 1.2 V	-24	-	+24	mV	
Leakage current	Power down mode, V <sub>IN</sub> = 1.4 V, temp = 25°C	_	-	50	nA	
	Power down Mode, V <sub>IN</sub> = 1.4 V, temp = 125°C	_	I	2	μA	
In-rush current	$C_{OUT} = 2.2 \ \mu\text{F}, V_{IN} = 1.4 \ \text{V}, V_{OUT} = 1.2 \ \text{V}$	_	I	100	mA	
LDO turn on time	$C_{OUT} = 2.2 \ \mu\text{F}, V_{IN} = 1.4 \ \text{V}, V_{OUT} = 1.2 \ \text{V}, I_{OUT} = 20 \ \text{mA}$	-	-	120	μs	
PSRR	$\begin{array}{l} C_{OUT} = 2.2 \ \mu\text{F}, 1.235 \ \text{V} \leq \text{V}_{\text{IN}} \leq 1.4 \ \text{V}, \text{V}_{OUT} = 1.2 \ \text{V}, \\ I_{OUT} = 20 \ \text{mA} \\ f = 1 \ \text{kHz} \\ f = 100 \ \text{kHz} \end{array}$	25 13	-	-	dB	

Note

6. Minimum values represent minimums after derating due to tolerance, temperature, and voltage effects.

## 11.8 Digital I/O characteristics

#### Table 18Digital I/O characteristics

Characteristics	Symbol	Min.	Тур.	Max.	Unit	
Input low voltage (VDDO = 3 V)	V <sub>IL</sub>	_	-	0.8		
Input high voltage (VDDO = 3 V)	V <sub>IH</sub>	2.4	-	-		
Input low voltage (VDDO = 1.8 V)	V <sub>IL</sub>	_	-	0.4	v	
Input high voltage (VDDO = 1.8 V)	V <sub>IH</sub>	1.4	-	-	v	
Output low voltage	V <sub>OL</sub>	_	-	0.4	-	
Output high voltage	V <sub>OH</sub>	VDDO – 0.4 V	-	-		
Input low current	I <sub>IL</sub>	_	-	1.0		
Input high current	I <sub>IH</sub>	_	-	1.0	μA	
Output low current (VDDO = 3 V, V <sub>OL</sub> = 0.4 V)	I <sub>OL</sub>	_	-	4.0		
Output low current (VDDO = 3 V, V <sub>OL</sub> = 1.8 V)	I <sub>OL</sub>	_	-	2.0	2.0 8.0 mA	
Output high current (VDDO = 3 V, V <sub>OH</sub> = 2.6 V)	I <sub>ОН</sub>	_	-	8.0		
Output high current (VDDO = $1.8 \text{ V}, \text{V}_{OH} = 1.4 \text{ V}$ )	I <sub>ОН</sub>	-	-	4.0		
Input capacitance	C <sub>IN</sub>	-	-	0.4	pF	





### **11.9** ADC electrical characteristics

#### Table 19Electrical characteristics

Parameter	Symbol	Conditions/comments	Min.	Тур.	Max.	Unit
Current consumption	I <sub>TOT</sub>	-	-	2	3	mA
Power down current	_	At room temperature	-	1	_	μA
ADC core specification	I.					
ADC reference voltage	V <sub>REF</sub>	From BG with ±3% accuracy	-	0.85	-	V
ADC sampling clock	_	-	-	12	_	MHz
Absolute error	-	Includes gain error, offset and distortion. Without factory calibration.	-	-	5	%
		Includes gain error, offset and distortion. After factory calibration.	-	-	2	%
ENOB	-	For audio application	12	13	-	Bit
		For static measurement	10	-	-	
ADC input full scale	FS	For audio application	-	1.6	_	
		For static measurement	1.8	-	3.3	
Conversion rate	-	For audio application	8	16	-	kHz
Signal bandwidth	-	For audio application	20	-	8K	Hz
		For static measurement	-	DC	-	
Input impedance	R <sub>IN</sub>	For audio application	10	-	-	KΩ
		For static measurement	500	-	_	
Startup time	-	For audio application	-	10	-	ms
		For static measurement	-	20	-	μs
MIC bias specifications		· ·				
MIC bias output voltage	-	At 3 V supply, 25°C, default settings	-	2.4	-	V
MIC bias loading current	-	-	-	-	3	mA
MIC bias noise	-	Refers to PGA input 20 Hz to 8 kHz, A-weighted	-	-	3	μV
MIC bias PSRR	_	at 1 kHz	40	-	-	dB
ADC SNR	-	A-weighted 0 dB PGA gain, temperature= 25°C	-	78	-	dB
ADC THD + N	-	– 3 dBFS input 0 dB PGA gain, temperature= 25°C	-	70	-	dB
GPIO input voltage		Always lower than avddBAT	-	-	3.3	V
GPIO source impedance <sup>[7]</sup>	-	Resistance	-	-	1	kΩ
		Capacitance	-	-	10	рF

#### Note

7. Conditional requirements for the measurements of 10 µs. Relaxed with longer measurements time for each GPIO input channel.


#### 11.10 **Current consumption**

Table 20 provides the current consumption measurements taken at input of LDOIN and VDDIO combined (LDOIN = VDDIO = 3.0 V).

#### Table 20 **Current Consumption**

<b>Operational mode</b>	perational mode Conditions		Typical	Unit	
HCI	48 MHz with pause		1.3		
	48 MHz without pause		2.55		
RX	Continuous RX (BR) Continuous RX (EDR) Continuous RX (Bluetooth® LE)		6.1 6.69 6.15	mA	
ТХ	Continuous TX (BR) Continuous TX (EDR) Continuous TX (Bluetooth® LE)	(BR) (EDR)			
PDS	-		16.5		
ePDS	All RAM retained		8.7	μΑ	
HID-OFF (deep sleep)	32 kHz XTAL ON		1.75		

#### **RF** specifications 11.11

Note: Table 21 and Table 22 apply to single-ended industrial temperatures. Unused inputs are left open.

#### Table 21 **BR/EDR - receiver RF specifications**

Parameter	Mode and conditions	Min	Тур	Мах	Unit
Receiver section		-1			I
Frequency range	-	2402	-	2480	MHz
RX sensitivity	GFSK, BDR GFSK 0.1% BER, 1 Mbps	_	-91.5 <sup>[8]</sup>	_	dBm
	EDR 2M	-	-94.5	-	٩Þ
	EDR 3M	-	-88.0	-	dB
Maximum input	-	-20	-	_	dBm
Interference performance					Ľ
C/I co-channel	GFSK, BDR GFSK 0.1% BER <sup>[9]</sup>	-	-	11.0	
C/I 1 MHz adjacent channel	GFSK, BDR GFSK 0.1% BER <sup>[9]</sup>	-	-	-4.0	
C/I 2 MHz adjacent channel	GFSK, BDR GFSK 0.1% BER <sup>[9]</sup>	-	-	-31.5	
$C/I \ge 3$ MHz adjacent channel	GFSK, BDR GFSK 0.1% BER <sup>[9]</sup>	-	-	-42.5	dB
C/I image channel	GFSK, BDR GFSK 0.1% BER <sup>[9]</sup>	-	-	-24.0	
C/I 1 MHz adjacent to image channel	GFSK, BDR GFSK 0.1% BER <sup>[9]</sup>	_	-	-35.0	
Out-of-Band blocking performa	nce (CW) <sup>[10]</sup>	-1			1
30 MHz to 2000 MHz	BDR GFSK 0.1% BER	-	-10.0	_	
2000 MHz to 2399 MHz	BDR GFSK 0.1% BER	-	-27	-	ما D
2498 MHz to 3000 MHz	BDR GFSK 0.1% BER	-	-27	-	dBm
3000 MHz to 12.75 GHz	BDR GFSK 0.1% BER	-	-10.0	-	
Intermodulation performance <sup>[9]</sup>		1		1	1
Bluetooth <sup>®</sup> , interferer signal level	BDR GFSK 0.1% BER	-	-	-39.0	dBm

### Notes

The receiver sensitivity is measured at BER of 0.1% on the device interface with dirty TX OFF.
 Desired signal is 10 dB above the reference sensitivity level (defined as -70 dBm).

10.Desired signal is 3 dB above the reference sensitivity level (defined as –70 dBm).



#### Table 21 **BR/EDR - receiver RF specifications (Cont.)**

Parameter	Parameter Mode and conditions		Тур	Мах	Unit
Spurious emissions		•	•	•	
30 MHz to 1 GHz	-	-	-	-57.0	dBm
1 GHz to 12.75 GHz	-	-	-	-47.0	

Notes

8. The receiver sensitivity is measured at BER of 0.1% on the device interface with dirty TX OFF.
 9. Desired signal is 10 dB above the reference sensitivity level (defined as -70 dBm).
 10.Desired signal is 3 dB above the reference sensitivity level (defined as -70 dBm).

#### **BR/EDR - Transmitter RF specifications** Table 22

Parameter	Min	Тур	Мах	Unit	
Transmitter section					
Frequency range	2402	-	2480	MHz	
Class 2: BR TX power	-	5.0	-	dDuo	
Class 2: EDR 2M and 3M TX power	-	0	-	– dBm	
20 dB bandwidth	-	930	1000	kHz	
Adjacent channel power	·	•	•		
M - N  = 2	-	-	-20	dBm	
$ M - N  \ge 3^{[11]}$	-	-	-40	UDIII	
Out-of-Band spurious emission					
30 MHz to 1 GHz	-	-	-36.0		
1 GHz to 12.75 GHz	-	-	-30.0	dBm	
1.8 GHz to 1.9 GHz	-	-	-47.0	UDIII	
5.15 GHz to 5.3 GHz	-	-	-47.0		
LO performance					
Initial carrier frequency tolerance	-75	-	+75	kHz	
Frequency drift					
DH1 packet	-25	-	+25		
DH3 packet	-40	-	+40	kHz	
DH5 packet	-40	-	+40		
Drift rate	-20	-	20	kHz/50 μ	
Frequency deviation					
Average deviation in payload (sequence used is 00001111)	140	-	175	kHz	
Maximum deviation in payload (sequence used is 10101010)	115	-	-	КПД	
Channel spacing	-	1	-	MHz	

Note

11.Meet SIG specification.



#### Table 23 **Bluetooth® LE RF specifications**

Parameter	Conditions	Minimum	Typical	Maximum	Unit
Frequency range	N/A	2402	-	2480	MHz
RX sensitivity <sup>[12]</sup>	GFSK, BDR GFSK 0.1% BER 0.1% BER, 1 Mbps	-	-95.0	-	dBm
TX power	N/A	-	4.5	-	
Mod Char: Delta F1 average	N/A	225	255	275	kHz
Mod Char: Delta F2 max <sup>[13]</sup>	N/A	99.9	-	-	%
Mod Char: Ratio	N/A	0.8	-	-	%

**Notes** 12.Dirty TX is OFF.

13.At least 99.9% of all delta F2 max frequency values recorded over 10 packets must be greater than 185 kHz.

#### Table 24 **BLE2 RF specifications**

Parameter	Conditions	Minimum	Typical	Maximum	Unit
RX sensitivity <sup>[14]</sup>	_	-	-90.5	-	dBm
TX power	_	-	5.0	-	ubili

Note

14.255 packet.



## 11.12 Timing and AC characteristics

In this section, use the numbers listed in the Reference column of each table to interpret the timing diagrams shown in **Figure 11** through **Figure 16**.

## 11.12.1 UART timing

### Table 25UART timing specifications

Reference	Characteristics		Тур.	Max.	Unit
1	Delay time, UART_CTS_N low to UART_TXD valid	-	-	1.50	Bit
2	Setup time, UART_CTS_N high before midpoint of stop bit	-	-	0.67	periods
3	Delay time, midpoint of stop bit to UART_RTS_N HIGH	-	-	1.33	



Figure 11 UART timing

### AIROC<sup>™</sup> Bluetooth<sup>®</sup> & Bluetooth<sup>®</sup> LE system-on-chip Ultra low power, Bluetooth<sup>®</sup> 5.2



Specifications

. .

#### **SPI timing** 11.12.2

The SPI interface can be clocked up to 12 MHz.

Table 26 and Figure 12 show the timing requirements when operating in SPI mode 0 and 2.

Table 26	SPI mode 0 and 2			
Reference	Characteristics	Min.	Max.	Unit
1	Time from master assert SPI_CSN to first clock edge	45	-	
2	Setup time for MOSI data lines	6	1⁄2 SCK	ns
3	Idle time between subsequent SPI transactions	1 SCK	_	



Figure 12 SPI timing, mode 0 and 2

### Table 27 and Figure 13 show the timing requirements when operating in SPI mode 1 and 3.

Table 27	SPI mode 1 and 3			
Reference	Characteristics	Min.	Max.	Unit
1	Time from master assert SPI_CSN to first clock edge	45	-	
2	Setup time for MOSI data lines		1⁄2 SCK	ns
3	Idle time between subsequent SPI transactions	1 SCK	-	







## 11.12.3 I<sup>2</sup>C interface timing

The specifications in Table 28 references Figure 14.

### Table 28 I<sup>2</sup>C interface timing specifications (up to 1 MHz)

Reference	Characteristics	Minimum	Maximum	Unit
1	Clock frequency	-	100	
			400	L11=
			800	kHz
			1000	
2	START condition setup time	650	-	
3	START condition hold time	280	-	
4	Clock low time	650	_	
5	Clock high time	280	_	
6	Data input hold time <sup>[15]</sup>	0	_	ns
7	Data input setup time	100	_	
8	STOP condition setup time	280	-	
9	Output valid from clock	-	400	
10	Bus free time <sup>[16]</sup>	650	_	

### Notes

15.As a transmitter, 125 ns of delay is provided to bridge the undefined region of the falling edge of SCL to avoid unintended generation of START or STOP conditions.

16. Time that the CBUS must be free before a new transaction can start.



Figure 14 I<sup>2</sup>C interface timing diagram

### AIROC<sup>™</sup> Bluetooth<sup>®</sup> & Bluetooth<sup>®</sup> LE system-on-chip Ultra low power, Bluetooth<sup>®</sup> 5.2



Specifications

#### 1<sup>2</sup>S 11.12.4

#### Table 29 Timing for I<sup>2</sup>S transmitters and receivers

	Transmitter			Receiver					
	Lower lir	Lower limit		Upper limit Lo		Lower limit		er limit	Note
	Min	Мах	Min	Мах	Min	Мах	Min	Мах	1
Clock period T	T <sub>tr</sub>	-	-	_	T <sub>r</sub>	-	-	-	[17]
Master mode: C	lock generated by	transmitter	or receiver					-1	I
HIGH t <sub>HC</sub>	0.35T <sub>tr</sub>	-	-	-	0.35T <sub>tr</sub>	-	-	-	[18]
LOW t <sub>LC</sub>	0.35T <sub>tr</sub>	-	_	_	0.35T <sub>tr</sub>	_	_	-	[18]
Slave mode: Clo	ock accepted by tra	nsmitter or	receiver		1	1		1	
HIGH t <sub>HC</sub>	-	0.35T <sub>tr</sub>	-	-	-	0.35T <sub>tr</sub>	-	-	[17]
LOW t <sub>LC</sub>	-	0.35T <sub>tr</sub>	-	-	-	0.35T <sub>tr</sub>	-	-	[17]
Rise time t <sub>RC</sub>	-	-	0.15T <sub>tr</sub>	-	-	-		-	[18]
Transmitter			1		1	1		1	
Delay t <sub>dtr</sub>	-	-	-	0.8T	-	-	-	-	[19]
Hold time t <sub>htr</sub>	0	-	-	-	-	-	-	-	[18]
Receiver									
Setup time t <sub>sr</sub>	_	-	_	_	0.2T <sub>tr</sub>	_	_	-	[20]
Hold time t <sub>hr</sub>	-	-	-	-	0.2T <sub>tr</sub>	-	_	-	[20]

### Notes

17. The system clock period T must be greater than T<sub>tr</sub> and T<sub>r</sub> because both the transmitter and receiver have to be able to handle the data transfer rate.

18.At all data rates in master mode, the transmitter or receiver generates a clock signal with a fixed mark/space ratio. For this reason,  $t_{\text{HC}}$  and  $t_{\text{LC}}$  are specified with respect to T.

19. In slave mode, the transmitter and receiver need a clock signal with minimum HIGH and LOW periods so that they can detect the signal. So long as the minimum periods are greater than 0.35T<sub>r</sub>, any clock that meets the requirements can be used.

20.Because the delay ( $t_{dtr}$ ) and the maximum transmitter speed (defined by  $T_{tr}$ ) are related, a fast transmitter driven by a slow clock edge can result in tdtr not exceeding  $t_{RC}$  which means  $t_{htr}$  becomes zero or negative. Therefore, the transmitter has to guarantee that  $t_{htr}$  is greater than or equal to zero, so long as the clock rise-time  $t_{RC}$  is not more than  $t_{RCmax}$ , where the transmitter that the transmitter the transmitter that the transmitter the transmitte where t<sub>RCmax</sub> is not less than 0.15T<sub>tr</sub>. 21.To allow data to be clocked out on a falling edge, the delay is specified with respect to the rising edge of the clock signal

and T, always giving the receiver sufficient setup time.

22. The data setup and hold time must not be less than the specified receiver setup and hold time.

## AIROC<sup>™</sup> Bluetooth<sup>®</sup> & Bluetooth<sup>®</sup> LE system-on-chip Ultra low power, Bluetooth<sup>®</sup> 5.2



Specifications











Packaging diagrams

## 12 Packaging diagrams

## 12.1 62-pin FBGA package





CYW20819 4.5 mm  $\times$  4.5 mm 62-ball FBGA package



Packaging diagrams

## 12.2 Tape reel and packaging specifications

### Table 30CYW20819 62-pin FBGA tape reel specifications

Parameter	Value
Quantity per reel	5500 parts
Reel diameter	13 inches
Hub diameter	4 inches
Tape width	12 mm
Pocket pitch	8 mm
Sprocket hole pitch	4 mm

The top-left corner of the CYW20819 package is situated near the sprocket holes, as shown in **Figure 18**.



### Figure 18 Pin 1 orientation



Ordering information

# **13** Ordering information

### Table 31Ordering information

Part number	Package	Ambient operating temperature
CYW20819A1KFBG	4.5 mm × 4.5 mm 62-ball FBGA	-30°C to 85°C



Acronyms

## 14 Acronyms

Term	Description
ACL	asynchronous connection-less
ADC	analog-to-digital converter
AFH	adaptive frequency hopping
BBC	Bluetooth <sup>®</sup> baseband core
BDR	basic data rate
BLE	Bluetooth <sup>®</sup> low energy
BR	basic data rate
CMOS	complementary metal oxide semiconductor
CRC	cyclic redundancy check
ECDSA	elliptic curve digital signature algorithm
ED	erroneous data
EDR	enhanced data rate
EIR	extended inquiry response
ePDS	extended power down sleep
eSCO	extended synchronous connection-oriented
EPR	encryption pause resume
FEC	forward error correction
FPU	floating point unit
GAP	generic access profile
GATT	generic attribute profile
GCI	global coexistence interface
GFSK	Gaussian Frequency Shift Keying
GPIO	general-purpose I/O
HCI	host control interface
HEC	header error control
HID	human-interface device
2C	inter-integrated circuit
2S	inter-IC sound bus
F	intermediate frequency
JTAG	joint test action group
L2CAP	logical link control and adaptation protocol
LC	link control
LCU	link control unit
LDO	low drop out
LE	low energy
LED	light emitting diode
LHL	lean high land
LMAC	lower MAC
LO	local oscillator



Acronyms

Table 32Acronyms (Cont.)

Term	Description	
LPO	low power oscillator	
LSTO	link supervision time out	
MOSI	master out slave in	
OEM	original equipment manufacturer	
OTP	one-time programmable	
OCF	on chip flash	
OTA	over-the-air	
PA	power amplifier	
PBF	packet boundary flag	
РСМ	pulse code modulation	
PDM	pulse density modulation	
PDS	power down sleep	
PLL	phase locked loop	
PMU	power management unit	
POR	power-on reset	
PWM	pulse width modulation	
QFN	quad flat no-lead	
QoS	quality of service	
RAM	random access memory	
RC oscillator	A resistor-capacitor oscillator is a circuit composed of an amplifier, which provides the output signal, and a resistor-capacitor network, which controls the frequency of the signal.	
RF	radio frequency	
ROM	read-only memory	
RSSI	receiver signal strength indicator	
RTC	real time clock	
RX/TX	receive/transmit	
SCO	synchronous connection-oriented	
SDS	shut down sleep	
SECI	serial enhanced coexistence interface	
SPI	serial peripheral interface	
SSP	secure simple pairing	
SSR	sniff subrating	
SWD	serial wire debug	
TRNG	true random number generator	
TSSI	transmit signal strength indicator	
UART	universal asynchronous receiver/transmitter	
WDT	watchdog timer	



**Revision history** 

## **Revision history**

Document revision	Date	Description of changes	
**	2018-03-01	New datasheet	
*A	2018-09-12	Updated the Part Numbers in <b>"Ordering information"</b> on page 47. Added footnote in <b>Table 22</b> . Updated Interference Performance - Max value in <b>Table 21</b> . Updated Mod Char: Ratio Typ value in <b>Table 23</b> .	
*В	2019-02-22	Added <b>"ADC electrical characteristics"</b> on page 36. Updated <b>"Functional block diagram"</b> on page 3. Replaced "WICED" to "ModusToolbox" throughout the datasheet. Updated <b>"I2S interface"</b> on page 18. Updated <b>Table 5, Table 8, Table 13, Table 14, Table 15, Table 16</b> and <b>Table 17</b> .	
*C	2019-05-21	Removed Serial Peripheral Interface section. Updated <b>Table 22</b> . Added <b>"Low-frequency clock sources"</b> on page 9 section. Updated <b>Figure 8</b> .	
*D	2020-01-14	Updated <b>Table 8</b> . Updated Transmitter Section parameter in <b>Table 22</b> .	
*E	2020-07-15	Updated external reset information in <b>"Power configurations"</b> on page 13 section. Updated VDDC pin description in <b>Table 5</b> . Updated Programmable TX Power from +4 to +5 dBm in <b>"Features"</b> on page 1.	
*F	2021-06-11	Updated <b>Table 20</b> to include BR, EDR, and Bluetooth LE. Changed from BLE to Bluetooth LE and BT to Bluetooth throughout the document.	

### **Revision history**

Document revision	Date	Description of changes
*G	2022-07-13	Updated the title to "AIROC <sup>™</sup> Bluetooth® and Bluetooth® LE system-on-chip ultra low power, Bluetooth® 5.2". Updated Bluetooth® 5.0 to Bluetooth® 5.2 throughout the document. Added 5 dBm output power in BR mode in page 1. Added a note "RST_N needs to be held low for additional 4ms after VDDIO reaches high state" in "Configuration 1 - VBAT and VDDIO" on page 13. Updated FBGA-62 pin information in Table 5. Added the reference of Table 15 and Table 17 in "Configuration 3 - LDOs and VDDIO" on page 14. Added a link for ModusToolbox™ documentation in "Firmware" on page 20. Updated "Features" on page 1. Updated 40 GPIOs to 22 GPIOs in "Peripherals" on page 1. Added a note "RST_N needs to be held low for additional 4ms after VDDIO reaches high state" in "Configuration 3 - LDOs and VDDIO" on page 14 Updated the GPIO ports to P0-P21 in "GPIO ports" on page 17. Replaced P7 and subsequent numbers with P8, P9, P10 P21, total of 22 GPIOS) in Table 5. Removed the following: 112-ball FBGA package from "Features" on page 1. Microphone and FBGA-112 pins from Table 5. Pin names: MIC_AVSS, CLK_REQ and ADC_AVSSC from Table 5. MIC_AVDD from Table 11. MIC PGA specification from Table 19. Section 10.2 112-pin FBGA pin. Section 12.2 112-Pin FBGA package. 112-pin FBGA tape reel specifications table. "ARM7TDMI-ST <sup>™</sup> from "Acronyms" on page 48. "CYW20819A1KF1G" from "Ordering information" on page 47.



#### Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

Edition 2022-07-13 Published by Infineon Technologies AG 81726 Munich, Germany

© 2022 Infineon Technologies AG. All Rights Reserved.

Do you have a question about this document? Go to www.infineon.com/support

Document reference 002-22950 Rev. \*G

### IMPORTANT NOTICE

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

For further information on the product, technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies office (www.infineon.com).

#### WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.