

MOSFET

Metal Oxide Semiconductor Field Effect Transistor

Bare Die

OptiMOS™3 Power MOS Transistor Chip IPC300N15N3R

Data Sheet

Rev. 2.6 Final





IPC300N15N3R


1 **Description**


- N-channel enhancement mode
- For dynamic characterization refer to the datasheet of IPP075N15N3 G¹⁾
- AQL 0.65 for visual inspection according to failure catalogue
- Electrostatic Discharge Sensitive Device according to MIL-STD 883C

- Die bond: soldered or glued
 Backside metallization: NiV system
 Frontside metallization: AlCu system
- Passivation: nitride (only on edge structure)



Parameter	Value	Unit
$V_{(BR)DSS}$	150	V
R _{DS(on)}	7.5 ²⁾	mΩ
Die size	6 x 5	mm ²
Thickness	250	μm











Type / Ordering Code	Package	Marking	Related Links
IPC300N15N3R	Chip	not defined	-

¹⁾ IPP075N15N3 G dynamic characterization does not include the internal added R_G ²⁾ packaged in a P-TO220-3-1 (see ref. product)





2 Electrical Characteristics on Wafer Level at T_j = 25°C, unless otherwise specified

Table 2

Downwater	Symbol		Values		11111111	Note / Took Condition
Parameter		Min.	Тур.	Max.	Unit	Note / Test Condition
Drain-source breakdown voltage	V _{(BR)DSS}	150	-	-	V	V _{GS} =0 V ,I _D =1 mA
Gate threshold voltage	V _{GS(th)}	2	3	4	V	V _{DS} =V _{GS} , I _D =250 μA
Zero gate voltage drain current	I _{DSS}	-	0.1	1	μΑ	V _{GS} =0 V ,V _{DS} =120 V
Gate-source leakage current	I _{GSS}	-	1	100	nA	V _{GS} =20 V , V _{DS} =0 V
Drain-source on- resistance	R _{DS(on)}	-	4.9 ¹⁾	100 ²⁾	mΩ	V _{GS} =10 V ,I _D =2.0 A
Reverse diode forward on-voltage	V _{SD}	-	1.0	1.2	V	V _{GS} =0 V ,I _F =1A
Internal gate resistance	R _G	-	2.3	-	Ω	-
Additional gate resistor	R _{Gadd}	13.6	17	20.4	Ω	-
Avalanche energy, single pulse	E AS	-	45 ³⁾	-	mJ	I_D =30 $A^{2)}$, R_{GS} =25 Ω

Final Data Sheet 3 Rev. 2.6, 2015-09-02

 $^{^{1)}}$ typical bare die $R_{\rm DS(on)}$ $^{2)}$ limited by wafer test-equipment $^{3)}$ Wafer tested. For general avalanche capability refer to the datasheet of IPP075N15N3 G



3 Package Outlines




Figure 1 Outline Chip, dimensions in µm



OptiMOS™3 Power MOS Transistor Chip

IPC300N15N3R

Revision History

IPC300N15N3R

Revision: 2015-09-02, Rev. 2.6

Previous Revision

To violati No violeti				
Revision	Date	Subjects (major changes since last revision)		
2.5	2014-10-03	Release Final Version		
2.6	2015-09-02	Update layout picture		

We Listen to Your Comments

Any information within this document that you feel is wrong, unclear or missing at all? Your feedback will help us to continuously improve the quality of this document. Please send your proposal (including a reference to this document) to: erratum@infineon.com

Published by Infineon Technologies AG 81726 München, Germany © 2015 Infineon Technologies AG All Rights Reserved.

Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office (www.infineon.com).

Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

The Infineon Technologies component described in this Data Sheet may be used in life-support devices or systems and/or automotive, aviation and aerospace applications or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support, automotive, aviation and aerospace device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.