

# **MOSFET** - Power, Single **N-Channel, Logic Level, SO-8FL**

30 V, 1.7 mΩ, 159 A

## **NVMFS4C03N**

#### **Features**

- Small Footprint (5x6 mm) for Compact Design
- Low R<sub>DS(on)</sub> to Minimize Conduction Losses
- Low Q<sub>G</sub> and Capacitance to Minimize Driver Losses
- NVMFS4C03NWF Wettable Flanks Option for Enhanced Optical Inspection
- AEC-Q101 Qualified and PPAP Capable
- These Devices are Pb-Free, Halogen Free/BFR Free and are RoHS Compliant

#### **MAXIMUM RATINGS** (T<sub>J</sub> = 25°C unless otherwise noted)

Parameter		Symbol	Value	Unit	
Drain-to-Source Voltage			V <sub>DSS</sub>	30	V
Gate-to-Source Voltage	Gate-to-Source Voltage			±20	V
Continuous Drain Current $R_{\theta JC}$ (Notes 1, 2, 3)	Steady State	T <sub>C</sub> = 25°C	Ι <sub>D</sub>	159	Α
Power Dissipation R <sub>θJC</sub> (Notes 1, 2)	Oldio	T <sub>C</sub> = 25°C	P <sub>D</sub>	77	V
Continuous Drain Current $R_{\theta JA}$ (Notes 1, 2, 3)	Steady State	T <sub>A</sub> = 25°C	I <sub>D</sub>	34.9	Α
Power Dissipation $R_{\theta JA}$ (Notes 1, 2)	Glate	T <sub>A</sub> = 25°C	P <sub>D</sub>	3.71	W
Pulsed Drain Current	$T_A = 25^{\circ}C, t_p = 10 \mu s$		I <sub>DM</sub>	900	Α
Operating Junction and Storage Temperature			T <sub>J</sub> , T <sub>stg</sub>	–55 to 175	°C
Source Current (Body Diode)			I <sub>S</sub>	64	Α
Single Pulse Drain-to-Source Avalanche Energy (I <sub>L(pk)</sub> = 11 A)			E <sub>AS</sub>	549	mJ
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)		TL	260	°C	


Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

#### THERMAL RESISTANCE MAXIMUM RATINGS (Note 1)

Parameter	Symbol	Value	Unit
Junction-to-Case - Steady State (Note 2)	$R_{\theta JC}$	1.95	°C/W
Junction-to-Ambient - Steady State (Note 2)	$R_{\theta JA}$	40	


- The entire application environment impacts the thermal resistance values shown, they are not constants and are only valid for the particular conditions noted.
- Surface-mounted on FR4 board using a 650 mm<sup>2</sup>, 2 oz. Cu pad.
- Maximum current for pulses as long as 1 second is higher but is dependent on pulse duration and duty cycle.

V <sub>(BR)DSS</sub>	R <sub>DS(on)</sub> MAX	I <sub>D</sub> MAX	
30 V	1.7 mΩ @ 10 V	159 A	
30 V	2.4 mΩ @ 4.5 V	159 A	



**N-CHANNEL MOSFET** 





4C03N = Specific Device Code for NVMFS4C03N

4C03WF= Specific Device Code of

NVMFS4C03NWF

= Assembly Location

= Year W = Work Week ZZ = Lot Traceability

#### ORDERING INFORMATION

Device	Package	Shipping <sup>†</sup>
NVMFS4C03NT1G	SO-8 FL (Pb-Free)	1500 / Tape & Reel
NVMFS4C03NT3G	SO-8 FL (Pb-Free)	5000 / Tape & Reel
NVMFS4C03NWFT1G	SO-8 FL (Pb-Free)	1500 / Tape & Reel
NVMFS4C03NWFT3G	SO-8 FL (Pb-Free)	5000 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

### **ELECTRICAL CHARACTERISTICS** ( $T_J = 25^{\circ}C$ unless otherwise specified)

Parameter	Symbol	Test Condition		Min	Тур	Max	Unit
OFF CHARACTERISTICS							
Drain-to-Source Breakdown Voltage	V <sub>(BR)DSS</sub>	$V_{GS}$ = 0 V, $I_{D}$ = 250 $\mu A$		30			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V <sub>(BR)DSS</sub> /				18.2		mV/°C
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>GS</sub> = 0 V,	T <sub>J</sub> = 25 °C			1	μΑ
		V <sub>DS</sub> = 24 V	T <sub>J</sub> = 125°C			10	
Gate-to-Source Leakage Current	I <sub>GSS</sub>	V <sub>DS</sub> = 0 V, V <sub>GS</sub> = 20 V				100	nA
ON CHARACTERISTICS (Note 4)							
Gate Threshold Voltage	V <sub>GS(TH)</sub>	$V_{GS} = V_{DS}, I_D$	= 250 μΑ	1.3		2.2	V
Negative Threshold Temperature Coefficient	V <sub>GS(TH)</sub> /T <sub>J</sub>				4.8		mV/°C
Drain-to-Source On Resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> = 10 V	I <sub>D</sub> = 30 A		1.4	1.7	mΩ
		V <sub>GS</sub> = 4.5 V	I <sub>D</sub> = 30 A		2.0	2.4	
Forward Transconductance	9 <sub>FS</sub>	V <sub>DS</sub> = 3 V, I <sub>D</sub> = 30 A			136		S
Gate Resistance	$R_{G}$	T <sub>A</sub> = 25 °C			1.0		Ω
CHARGES AND CAPACITANCES							
Input Capacitance	C <sub>ISS</sub>			3071		pF	
Output Capacitance	C <sub>OSS</sub>	V <sub>GS</sub> = 0 V, f = 1 MHz, V <sub>DS</sub> = 15 V			1673		
Reverse Transfer Capacitance	C <sub>RSS</sub>				67		
Total Gate Charge	Q <sub>G(TOT)</sub>	V <sub>GS</sub> = 4.5 V, V <sub>DS</sub> = 15 V; I <sub>D</sub> = 30 A			20.8		nC
Threshold Gate Charge	Q <sub>G(TH)</sub>				4.9		
Gate-to-Source Charge	Q <sub>GS</sub>				8.5		
Gate-to-Drain Charge	$Q_{GD}$				4.7		
Total Gate Charge	Q <sub>G(TOT)</sub>	V <sub>GS</sub> = 10 V, V <sub>DS</sub> = 15 V, I <sub>D</sub> = 30 A			45.2		nC
SWITCHING CHARACTERISTICS (Note 5)							
Turn-On Delay Time	t <sub>d(ON)</sub>				14		
Rise Time	t <sub>r</sub>	$V_{GS}$ = 4.5 V, $V_{DS}$ = 15 V, $I_{D}$ = 15 A, $R_{G}$ = 3.0 $\Omega$			32		ns
Turn-Off Delay Time	t <sub>d(OFF)</sub>				27		
Fall Time	t <sub>f</sub>				17		
DRAIN-SOURCE DIODE CHARACTERISTIC	s						
Forward Diode Voltage	$V_{SD}$	V <sub>GS</sub> = 0 V,	T <sub>J</sub> = 25°C		0.75	1.1	W
		$V_{GS} = 0 V,$ $I_{S} = 10 A$	T <sub>J</sub> = 125°C		0.6		V
Reverse Recovery Time	t <sub>RR</sub>		•		47		
Charge Time	t <sub>a</sub>	$V_{GS} = 0 \text{ V, } dI_{S}/dt = 100 \text{ A/}\mu\text{s,}$ $I_{S} = 30 \text{ A}$			23		ns
Discharge Time	t <sub>b</sub>				24		
Reverse Recovery Charge	Q <sub>RR</sub>				39		nC


Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

4. Pulse Test: pulse width  $\leq 300~\mu s$ , duty cycle  $\leq 2\%$ .

5. Switching characteristics are independent of operating junction temperatures.

#### **TYPICAL CHARACTERISTICS**


250



 $V_{DS} = 3 V$ 225 200 ID, DRAIN CURRENT (A) 175 150 125 100  $T_{J} = 150^{\circ}C$ 75 50 -55°C 25 0 1.5 3.5 4.5 V<sub>GS</sub>, GATE-TO-SOURCE VOLTAGE (V)

Figure 1. On-Region Characteristics

Figure 2. Transfer Characteristics







Figure 3. On-Resistance vs. V<sub>GS</sub>

Figure 4. On-Resistance vs. Drain Current and Gate Voltage






Figure 5. On–Resistance Variation with Temperature

Figure 6. Drain-to-Source Leakage Current vs. Voltage

#### **TYPICAL CHARACTERISTICS**




Figure 7. Capacitance Variation

Figure 8. Gate-to-Source and Drain-to-Source Voltage vs. Total Charge




Figure 9. Resistive Switching Time Variation vs. Gate Resistance

Figure 10. Diode Forward Voltage vs. Current




Figure 11. Maximum Rated Forward Biased Safe Operating Area

#### **TYPICAL CHARACTERISTICS**




Figure 12. Thermal Impedance (Junction-to-Ambient)




Figure 13. Avalanche Characteristics





DFN5 5x6, 1.27P (SO-8FL) CASE 488AA ISSUE N

#### **DATE 25 JUN 2018**

#### NOTES:

- DIMENSIONING AND TOLERANCING PER
- ASME Y14.5M, 1994. CONTROLLING DIMENSION: MILLIMETER. DIMENSION D1 AND E1 DO NOT INCLUDE
- MOLD FLASH PROTRUSIONS OR GATE BURRS

	MILLIMETERS				
DIM	MIN	NOM	MAX		
Α	0.90	1.00	1.10		
A1	0.00		0.05		
b	0.33	0.41	0.51		
С	0.23	0.28	0.33		
D	5.00	5.15	5.30		
D1	4.70	4.90	5.10		
D2	3.80	4.00	4.20		
E	6.00	6.15	6.30		
E1	5.70	5.90	6.10		
E2	3.45	3.65	3.85		
е	1.27 BSC				
G	0.51	0.575	0.71		
K	1.20	1.35	1.50		
L	0.51	0.575	0.71		
L1	0.125 REF				
M	3.00	3.40	3.80		
θ	0 °		12 °		

#### **GENERIC MARKING DIAGRAM\***




XXXXXX = Specific Device Code


= Assembly Location Α

Υ = Year W = Work Week = Lot Traceability ZZ

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ■", may or may not be present. Some products may not follow the Generic Marking.



**DETAIL** A



\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

DOCUMENT NUMBER:	98AON14036D	Electronic versions are uncontrolled except when accessed directly from the Document Reposito Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	DFN5 5x6, 1.27P (SO-8FL)		PAGE 1 OF 1	

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

#### ADDITIONAL INFORMATION

**TECHNICAL PUBLICATIONS:** 

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales