# DALLAS SEMICONDUCTOR

## DS3151/DS3152/DS3153/DS3154 Single/Dual/Triple/Quad DS3/E3/STS-1 LIUs

#### www.maxim-ic.com

### **GENERAL DESCRIPTION**

The DS3151 (single), DS3152 (dual), DS3153 (triple), and DS3154 (quad) line interface units (LIUs) perform the functions necessary for interfacing at the physical layer to DS3, E3, or STS-1 lines. Each LIU has independent receive and transmit paths and a built-in jitter attenuator.

### **APPLICATIONS**

SONET/SDH and PDH Multiplexers Digital Cross-Connects Access Concentrators ATM and Frame Relay Equipment Routers PBXs DSLAMs CSUs/DSUs

### FUNCTIONAL DIAGRAM



### **FEATURES**

- Single, Dual, Triple, or Quad Integrated Transmitter, Receiver, and Jitter Attenuators for DS3, E3, and STS-1
- Each Port Independently Configurable
- Perform Receive Clock/Data Recovery and Transmit Waveshaping
- Hardware or CPU Bus Configuration Options
- Jitter Attenuators can be Placed in Either the Receive or Transmit Paths
- Interface to 75Ω Coaxial Cable at Lengths Up to 380m (DS3), 440m (E3), or 360m (STS-1)
- Use 1:2 Transformers on Tx and Rx
- Require Minimal External Components
- Local and Remote Loopbacks
- Low-Power 3.3V Operation (5V Tolerant I/O)
- Industrial Temperature Range: -40°C to +85°C
- Small Package: 144-Pin, 13mm x 13mm Thermally Enhanced CSBGA
- IEEE 1149.1 JTAG Support

Features continued on page 5.

### **ORDERING INFORMATION**

PART	LIUs	TEMP RANGE	PIN-PACKAGE
DS3151	1	0°C to +70°C	144 TE-CSBGA
DS3151N	1	-40°C to +85°C	144 TE-CSBGA
DS3152	2	0°C to +70°C	144 TE-CSBGA
DS3152N	2	-40°C to +85°C	144 TE-CSBGA
DS3153	3	0°C to +70°C	144 TE-CSBGA
DS3153N	3	-40°C to +85°C	144 TE-CSBGA
DS3154	4	0°C to +70°C	144 TE-CSBGA
DS3154N	4	-40°C to +85°C	144 TE-CSBGA

**Note:** Some revisions of this device may incorporate deviations from published specifications known as errata. Multiple revisions of any device may be simultaneously available through various sales channels. For information about device errata, click here: <u>www.maxim-ic.com/errata</u>.

### TABLE OF CONTENTS

1.	DETAILED DESCRIPTION	5
2.	APPLICATIONS	7
3.	HARDWARE MODE AND CPU BUS MODE	8
4.	PIN DESCRIPTIONS	10
5.	REGISTER DESCRIPTIONS	15
6.	RECEIVER	22
7.	TRANSMITTER	25
8.	DIAGNOSTICS	28
9.	JITTER ATTENUATOR	29
10.	RESET LOGIC	30
11.	TRANSFORMERS	31
12.	JTAG TEST ACCESS PORT AND BOUNDARY SCAN	32
13.	ELECTRICAL CHARACTERISTICS	37
14.	PIN ASSIGNMENTS	46
15.	PACKAGE INFORMATION	59
16.	THERMAL INFORMATION	60
17.	REVISION HISTORY	61

## LIST OF FIGURES

Figure 1-1. External Connections	7
Figure 2-1. 4-Port Unchannelized DS3/E3 Card	7
Figure 3-1. Hardware Mode Block Diagram	8
Figure 3-2. CPU Bus Mode Block Diagram	9
Figure 5-1. Status Register Logic	16
Figure 6-1. Receiver Jitter Tolerance	24
Figure 7-1. E3 Waveform Template	27
Figure 7-2. DS3 AIS Structure	28
Figure 8-1. PRBS Output with Normal RCLK Operation	29
Figure 8-2. PRBS Output with Inverted RCLK Operation	29
Figure 9-1. Jitter Attenuation/Jitter Transfer	30
Figure 12-1. JTAG Block Diagram	32
Figure 12-2. JTAG TAP Controller State Machine	33
Figure 13-1. Transmitter Framer Interface Timing Diagram	38
Figure 13-2. Receiver Framer Interface Timing Diagram	39
Figure 13-3. CPU Bus Timing Diagram (Nonmultiplexed)	41
Figure 13-4. CPU Bus Timing Diagram (Multiplexed)	43
Figure 13-5. JTAG Timing Diagram	45
Figure 14-1. DS3151 Hardware Mode Pin Assignment	51
Figure 14-2. DS3151 CPU Bus Mode Pin Assignment	52
Figure 14-3. DS3152 Hardware Mode Pin Assignment	53
Figure 14-4. DS3152 CPU Bus Mode Pin Assignment	54
Figure 14-5. DS3153 Hardware Mode Pin Assignment	55
Figure 14-6. DS3153 CPU Bus Mode Pin Assignment	56
Figure 14-7. DS3154 Hardware Mode Pin Assignment	57
Figure 14-8. DS3154 CPU Bus Mode Pin Assignment	58

### LIST OF TABLES

Table 1-A. Applicable Telecommunications Standards	6
Table 4-A. Active I/O Pins—Hardware and CPU Bus Modes	10
Table 4-B. Transmitter Pin Descriptions	11
Table 4-C. Receiver Pin Descriptions	12
Table 4-D. Global Pin Descriptions	13
Table 4-E. JTAG and Test Pin Descriptions	14
Table 4-F. Transmitter Data Select Options	14
Table 4-G. Receiver PRBS Pattern Select Options	14
Table 5-A. Register Map	15
Table 7-A. DS3 Waveform Template	26
Table 7-B. DS3 Waveform Test Parameters and Limits	26
Table 7-C. STS-1 Waveform Template	
Table 7-D. STS-1 Waveform Test Parameters and Limits	27
Table 7-E. E3 Waveform Test Parameters and Limits	27
Table 11-A. Transformer Characteristics	31
Table 11-B. Recommended Transformers	31
Table 12-A. JTAG Instruction Codes	35
Table 12-B. JTAG ID Code	
Table 13-A. Recommended DC Operating Conditions	37
Table 13-B. DC Characteristics	
Table 13-C. Framer Interface Timing	
Table 13-D. Receiver Input Characteristics—DS3 and STS-1 Modes	
Table 13-E. Receiver Input Characteristics—E3 Mode	
Table 13-F. Transmitter Output Characteristics—DS3 and STS-1 Modes	
Table 13-G. Transmitter Output Characteristics—E3 Mode	
Table 13-H. CPU Bus Timing	40
Table 13-I. JTAG Interface Timing	45
Table 14-A. Pin Assignments Sorted by Signal Name	46
Table 14-B. Pin Assignments Sorted by Pin Number	
Table 16-A. Thermal Properties, Natural Convection	
Table 16-B. Theta-JA ( $\theta_{JA}$ ) vs. Airflow	

### FEATURES (continued)

### Receiver

- AGC/equalizer block handles from 0 to 15dB of cable loss
- Loss-of-lock (LOL) PLL status indication
- Interfaces directly to a DSX monitor signal (~20dB flat loss) using built-in preamp
- Digital and analog loss-of-signal (LOS) detectors (ANSI T1.231 and ITU G.775)
- Optional B3ZS/HDB3 decoder
- Line-code violation output pin and counter
- Binary or bipolar framer interface
- On-board 2<sup>15</sup> 1 and 2<sup>23</sup> 1 PRBS detector
- Clock inversion for glueless interfacing
- Tri-state clock and data outputs support protection switching applications
- Per-channel power-down control

### Transmitter

- Binary or bipolar framer interface
- Gapped clock capable up to 51.84MHz
- Wide 50 ±20% transmit clock duty cycle
- Clock inversion for glueless interfacing
- Optional B3ZS/HDB3 encoder
- On-board 2<sup>15</sup> 1 and 2<sup>23</sup> 1 PRBS generator
- Complete DS3 AIS generator (ANSI T1.107)
- Unframed all-ones generator (E3 AIS)
- Line build-out (LBO) control
- Tri-state line driver outputs support protection switching applications
- Per-channel power-down control
- Output driver monitor

### **1. DETAILED DESCRIPTION**

The DS3151 (single), DS3152 (dual), DS3153 (triple), and DS3154 (quad) LIUs perform the functions necessary for interfacing at the physical layer to DS3, E3, or STS-1 lines. Each LIU has independent receive and transmit paths and a built-in jitter attenuator. The receiver performs clock and data recovery from a B3ZS- or HDB3-coded alternate mark inversion (AMI) signal and monitors for loss of the incoming signal. The receiver optionally performs B3ZS/HDB3 decoding and outputs the recovered data in either binary or bipolar format. The transmitter accepts data in either binary or bipolar format, optionally performs B3ZS/HDB3 encoding, and drives standard pulse-shape waveforms onto 75 $\Omega$  coaxial cable. The jitter attenuator can be mapped into the receiver data path, mapped into the transmitter data path, or be disabled. The DS315x LIUs conform to the telecommunications standards listed in Table 1-A. Figure 1-1 shows the external components required for proper operation.

SPECIFICATION SPECIFICATION TITLE						
ANSI						
T1.102-1993	Digital Hierarchy—Electrical Interfaces					
T1.107-1995	Digital Hierarchy—Formats Specification					
T1.231-1997	Digital Hierarchy—Layer 1 In-Service Digital Transmission Performance Monitoring					
T1.404-1994	Network-to-Customer Installation—DS3 Metallic Interface Specification					
	ITU-T					
G.703	Physical/Electrical Characteristics of Hierarchical Digital Interfaces, 1991					
G.751	Digital Multiplex Equipment Operating at the Third-Order Bit Rate of 34,368kbps and the Fourth-Order Bit Rate of 139,264kbps and Using Positive Justification, 1993					
G.775	Loss of Signal (LOS) and Alarm Indication Signal (AIS) Defect Detection and Clearance Criteria, November 1994					
G.823 The Control of Jitter and Wander within Digital Networks that are Based on the 2048kb Hierarchy, 1993						
G.824 The Control of Jitter and Wander within Digital Networks that are Based on Hierarchy, 1993						
O.151 <i>Error Performance Measuring Equipment Operating at the Primary Rate and Above,</i> October 1992						
	ETSI					
ETS 300 686	Business TeleCommunications; 34Mbps and 140Mbps Digital Leased Lines (D34U, D34S, D140U, and D140S); Network Interface Presentation, 1996					
ETS 300 687	Business TeleCommunications; 34Mbps Digital Leased Lines (D34U and D34S); Connection Characteristics, 1996					
ETS EN 300 689	Access and Terminals (AT); 34Mbps Digital Leased Lines (D34U and D34S); Terminal equipment interface, July 2001					
TBR 24	Business TeleCommunications; 34Mbps Digital Unstructured and Structured Lease Lines; Attachment Requirements for Terminal Equipment Interface, 1997					
TELCORDIA						
GR-253-CORE	SONET Transport Systems: Common Generic Criteria, Issue 2, December 1995					
GR-499-CORE Transport Systems Generic Requirements (TSGR): Common Requirements, Issue 1, December 1998						

### Table 1-A. Applicable Telecommunications Standards

Figure 1-1. External Connections



### 2. APPLICATIONS





**Shorthand Notations.** The notation "DS315x" throughout this data sheet refers to either the DS3151, DS3152, DS3153, or DS3154. This data sheet is the specification for all four parts. The LIUs on the DS315x are identical. For brevity, this document uses the pin name and register name shorthand "NAMEn," where "n" stands in place of the LIU port number. For example, on the DS3154 quad LIU, TCLKn is shorthand notation for pins TCLK1, TCLK2, TCLK3, and TCLK4 on LIU ports 1, 2, 3, and 4, respectively. This document also uses generic pin and register names such as TCLK (without a number suffix) when describing LIU operation. When working with a specific LIU on the DS315x devices, generic names like TCLK should be converted to actual pin names, such as TCLK1.

### 3. HARDWARE MODE AND CPU BUS MODE

The DS315x can operate in either hardware mode or CPU bus mode. In hardware mode, pulling configuration input pins high or low does all configuration, and all status information is reported on status output pins. Internal registers are not accessible in hardware mode. The device is configured for hardware mode when the HW pin is wired high (HW = 1).

In CPU bus mode, most of the configuration and status pins used in hardware mode are reassigned to be address, data, and control lines that provide a glueless interface to an 8-bit microprocessor bus. Through the CPU bus, an external processor can access a set of internal registers. Setting configuration register bits high or low can do configuration, and status information can be read from status register bits. Events indicated by status register bits can also activate the interrupt output pin  $(\overline{INT})$ , if configured to do so by a set of interrupt-enable bits. A few configuration and status pins are active in hardware mode and CPU bus mode to support specialized applications, such as protection switching. The device is configured for CPU bus mode when the HW pin is wired low (HW = 0).

With the exception of the HW pin, configuration and status pins available in hardware mode have corresponding register bits in the CPU bus mode. The hardware mode pins and the CPU bus mode register bits have identical names and functions, with the exception that all register bits are active high. For example, LOS is indicated by the receiver on the RLOS *pin* (active low) in hardware mode and the RLOS *register bit* (active high) in CPU bus mode. The few configuration input pins that are active in CPU bus mode also have corresponding register bits. In these cases, the actual configuration is the logical OR of pin assertion and register bit assertion. For example, the transmitter output driver is tri-stated if the  $\overline{\text{TTS}}$  *pin* is asserted (i.e., low) *or* the TTS *register bit* is asserted (high). Figure 3-1 and Figure 3-2 show block diagrams of the DS315x in hardware mode and in CPU bus mode. Table 4-A lists the pins that are active in each mode.



### Figure 3-1. Hardware Mode Block Diagram





### 4. PIN DESCRIPTIONS

NAME TYPE		FUNCTION	HARDWARE MODE	CPU BUS MODE
		TRANSMITTER		
TCLKn	Active	Active		
TPOSn/TDATn	I	Transmitter Positive AMI/Transmitter Data	Active	Active
TNEGn	I	Transmitter Negative AMI	Active	Active
TXPn, TXNn	0	Transmitter Analog Outputs	Active	Active
TTSn		Transmitter Tri-State Enable	Active	Active
TDMn	0	Transmitter Driver Monitor Output	Active	Active
TDSAn, TDSBn	I	Transmitter Data Select	Active	
TLBOn		Transmitter Line Build-Out Enable	Active	
TJAn		Transmitter Jitter Attenuator Enable	Active	
		RECEIVER		
RXPn, RXNn	I	Receiver Analog Inputs	Active	Active
RCLKn	0	Receiver Clock	Active	Active
RPOSn/RDATn	0	Receiver Positive AMI/Receiver Data	Active	Active
RNEGn/RLCVn	0	Receiver Negative AMI/Line-Code Violation	Active	Active
RTSn	I	Receiver Tri-State Enable	Active	Active
RLOSn	0	Receiver LOS Output	Active	Active
RMONn		Active		
RJAn		Receiver Jitter Attenuator Enable	Active	
		GLOBAL	· ·	
HIZ	I	High-Z Enable	Active	Active
RST		Reset Enable	Active	Active
HW	I	Hardwired Mode Enable	Active	Active
T3MCLK	I	T3 Master Clock (44.736MHz ±20ppm)	Active	Active
E3MCLK		E3 Master Clock (34.368MHz ±20ppm)	Active	Active
STMCLK		STS-1 Master Clock (51.840MHz ±20ppm)	Active	Active
		PRBS Detector Output	Active	Active
LLBn, RLBn	I	Local Loopback, Remote Loopback Select	Active	
E3Mn, STSn	I	E3 Mode Enable, STS-1 Mode Enable	Active	
RBIN	I	Receiver Binary Interface Enable	Active	
TBIN	I	Transmitter Binary Interface Enable	Active	
RCINV	I	Receiver Clock Invert	Active	
TCINV	I	Transmitter Clock Invert	Active	
MOT	MOT I Motorola CPU Bus Enable			Active
	ALE I Address Latch Enable			Active
CS	CS I Chip Select			Active
WR / R/W				Active
RD/DS I Read Enable/Data Strobe			Active	
A[5:0]	I	Address Bus		Active
D[7:0]	I/O	Data Bus		Active
ÎNT Î	0	Interrupt Output		Active

**Note:** In CPU bus mode, status/control pins are replaced by register bits. See *Register Map* in Section <u>5</u>. For pin names of the form PINn, n = LIU# = 1, 2, 3, or 4. PIN1 is on LIU 1, PIN2 is on LIU 2, etc.

NAME	I/O	FUNCTION				
TCLKn	I	Transmitter Clock. A DS3 (44.736MHz $\pm$ 20ppm), E3 (34.368MHz $\pm$ 20ppm), or STS-1 (51.840MHz $\pm$ 20ppm) clock should be applied at this signal. Data to be transmitted is clocked into the device at TPOS/TDAT and TNEG either on the rising edge of TCLK (TCINV = 0) or the falling edge of TCLK (TCINV = 1). See Section <u>7</u> for additional details.				
TPOSn/ TDATn	I	Transmitter Positive AMI/Transmitter Data. When the transmitter is configured to have a bipolar interface (TBIN = 0), a positive pulse is transmitted on the line when TPOS is high. When the transmitter is configured to have a binary interface (TBIN = 1), the data on TDAT is transmitted after B3ZS or HDB3 encoding. TPOS/TDAT is sampled either on the rising edge of TCLK (TCINV = 0) or on the falling edge of TCLK (TCINV = 1).				
TNEGn	I	Transmitter Negative AMI. When the transmitter is configured to have a bipolar interface (TBIN = 0), a negative pulse is transmitted on the line when TNEG is high. When the transmitter is configured to have a binary interface (TBIN = 1), TNEG is ignored and should be wired either high or low. TNEG is sampled either on the rising edge of TCLK (TCINV = 0) or on the falling edge of TCLK (TCINV = 1).				
TXPn, TXNn	O3	Transmitter Analog Outputs. These differential AMI outputs are coupled to the outbound 75 $\Omega$ coaxial cable through a 2:1 step-down transformer (Figure 1-1). These outputs can be tri-stated using the TTS pin or the TTS or TPS configuration bits.				
TTSn	I	Transmitter Tri-State Enable (Active Low). TTS tri-states the transmitter outputs (TXP and TXN). This feature supports applications requiring LIU redundancy. Transmitter outputs from multiple LIUs can be wire-ORed together, eliminating external switches. The transmitter continues to operate internally when TTS is active.         0 = tri-state the transmitter output driver         1 = enable the transmitter output driver				
TDMn	0	Transmitter Driver Monitor (Active Low, Open Drain). TDM reports the status of the transmit driver monitor. When the transmit driver monitor detects a faulty transmitter, TDM is driven low. TDM requires an external pullup to V <sub>DD</sub> .				
TDSAn, TDSBn	I	Transmitter Data Select. These inputs select the source of the transmit data. See <u>Table 4-F</u> for details.				
TLBOn	I	Transmitter Line Build-Out Enable. TLBO indicates cable length for waveform shaping in DS3 and STS-1 modes. TLBO is ignored for E3 mode and should be wired high or low. $0 = \text{cable length} \ge 225\text{ft}$ 1 = cable length < 225ft				
TJAn	I	Transmitter Jitter Attenuator Enable 0 = remove jitter attenuator from the transmitter path 1 = insert jitter attenuator into the transmitter path (Note that TJA = 1 takes precedence over RJA = 1.)				

### Table 4-B. Transmitter Pin Descriptions

### Table 4-C. Receiver Pin Descriptions

NAME	I/O	FUNCTION
RXPn, RXNn	I	Receiver Analog Inputs. These differential AMI inputs are coupled to the inbound 75 $\Omega$ coaxial cable through a 1:2 step-up transformer (Figure 1-1).
RCLKn	O3	Receiver Clock. The recovered clock is output on the RCLK pin. Recovered data is output on the RPOS/RDAT and RNEG/RLCV pins on the falling edge of RCLK (RCINV = 0) or the rising edge of RCLK (RCINV = 1). During a loss of signal ( $\overline{RLOS} = 0$ ), the RCLK output signal is derived from the LIU's master clock.
RPOSn/ RDATn	O3	Receiver Positive AMI/Receiver Data. When the receiver is configured to have a bipolar interface (RBIN = 0), RPOS pulses high for each positive AMI pulse received. When the receiver is configured to have a binary interface (RBIN = 1), RDAT outputs decoded binary data. RPOS/RDAT is updated either on the falling edge of RCLK (RCINV = 0) or the rising edge of RCLK (RCINV = 1).
RNEGn/ RLCVn	O3	Receiver Negative AMI/Line-Code Violation. When the receiver is configured to have a bipolar interface (RBIN = 0), RNEG pulses high for each negative AMI pulse received. When the receiver is configured to have a binary interface (RBIN = 1), RLCV pulses high to flag code violations. See Section <u>6</u> for further details on code violations. RNEG/RLCV is updated either on the falling edge of RCLK (RCINV = 0) or the rising edge of RCLK (RCINV = 1).
RTSn	I	Receiver Tri-State Enable (Active Low). $\overline{\text{RTS}}$ tri-states the RPOS/RDAT, RNEG/RLCV, and RCLK receiver outputs. This feature supports applications requiring LIU redundancy. Receiver outputs from multiple LIUs can be wire-ORed together, eliminating the need for external switches or muxes. The receiver continues to operate internally when $\overline{\text{RTS}}$ is low. 0 = tri-state the receiver outputs 1 = enable the receiver outputs
RLOSn	0	Receiver Loss of Signal (Active Low, Open Drain). $\overline{\text{RLOS}}$ is asserted upon detection of 175 ±75 consecutive zeros in the receive data stream. $\overline{\text{RLOS}}$ is deasserted when there are no excessive zero occurrences over a span of 175 ±75 clock periods. An excessive zero occurrence is defined as three or more consecutive zeros in the DS3 and STS-1 modes or four or more zeros in the E3 mode. See Section <u>6</u> for additional details.
RMONn	I	Receive Monitor-Preamp Enable. RMON determines whether or not the receiver's preamp is enabled to provide flat gain to the incoming signal before the AGC/equalizer block processes it. This feature should be enabled when the device is being used to monitor signals that have been resistively attenuated by a monitor jack. 0 = disable the monitor preamp 1 = enable the monitor preamp
RJAn	I	Receiver Jitter Attenuator Enable 0 = remove jitter attenuator from the receiver path 1 = insert jitter attenuator into the receiver path (Note that TJA = 1 takes precedence over RJA = 1.)

#### NAME I/O FUNCTION High-Z Enable Input (Active Low, Open Drain) HI7 $I_{PU}$ 0 = tri-state all output pins (Note that the <u>JTRST</u> pin must be low.) 1 = normal operationReset Input (Active Low, Open Drain, Internal $10k\Omega$ Pullup to V<sub>DD</sub>). When this global asynchronous reset is pulled low, the internal circuitry is reset and the internal registers (CPU bus mode) are forced RST IPU to their default values. The device is held in reset as long as RST is low. RST should be held low for at least two master clock cycles. Hardwired Mode Select 0 = CPU bus mode HW I 1 = hardwired mode See Section 3 for details. T3 Master Clock. A transmission-quality DS3 (44.736MHz ±20ppm, low jitter) clock should be applied T3MCLK T at this pin. Wiring T3MCLK high forces LIUs in DS3 mode to use TCLK for receiver clock and data recovery. E3 Master Clock. A transmission-quality E3 (34.368MHz ±20ppm, low jitter) clock should be applied E3MCLK I at this pin. Wiring E3MCLK high forces LIUs in E3 mode to use TCLK for receiver clock and data recoverv. STS-1 Master Clock. A transmission-guality STS-1 (51.840MHz ±20ppm, low jitter) clock should be STMCLK I applied at this pin. Wiring STMCLK high forces LIUs in STS-1 mode to use TCLK for receiver clock and data recovery. PRBS Detector Output. This signal reports the status of the PRBS detector. See Section 8 for further PRBSn 0 details. Local Loopback Select, Remote Loopback Select $\{LLB, RLB\} =$ 00 = no loopbackLLBn, 01 = remote loopback I RLBn 10 = analog local loopback 11 = digital local loopback E3 Mode Enable E3Mn 0 = DS3 operation I 1 = E3 or STS-1 operation STS-1 Mode Enable When E3M = 1, STSn I 0 = E3 operation 1 = STS-1 operation When E3M = 0, STS selects the DS3 AIS pattern. **Receiver Binary Framer-Interface Enable** 0 = Receiver framer interface is bipolar on the RPOS and RNEG pins. The B3ZS/HDB3 decoder is RBIN I disabled. 1 = Receiver framer interface is binary on the RDAT pin with the RLCV pin indicating line-code violations. The B3ZS/HDB3 encoder is enabled. Transmitter Binary Framer-Interface Enable 0 = Transmitter framer interface is bipolar on the TPOS and TNEG pins. The B3ZS/HDB3 encoder is TBIN I disabled. 1 = Transmitter framer interface is binary on the TDAT pin. (TNEG is ignored and should be wired low.) The B3ZS/HDB3 encoder is enabled. Receiver Clock Invert RCINV 0 = RPOS/RDAT and RNEG/RLCV update on the falling edge of RCLK. I 1 = RPOS/RDAT and RNEG/RLCV update on the rising edge of RCLK. Transmitter Clock Invert TCINV 0 = TPOS/TDAT and TNEG are sampled on the rising edge of TCLK. I 1 = TPOS/TDAT and TNEG are sampled on the falling edge of TCLK. Motorola Bus Mode Enable MOT I 0 = Intel bus mode 1 = Motorola bus mode Address Latch Enable. This signal controls a latch on the AI5:01 inputs. In nonmultiplexed bus ALE applications, ALE should be wired high to make the latch transparent. In multiplexed bus I applications, A[5:0] should be wired to D[5:0]. The falling edge of ALE latches the address CS Chip Select (Active Low). $\overline{CS}$ must be asserted in order to read or write internal registers. I Write Enable (Active Low) or Read/Write Select. In Intel bus mode (MOT = 0), $\overline{WR}$ is asserted to I WR/R/W write internal registers. In Motorola bus mode (MOT = 1), $R\overline{W}$ determines the type of bus

#### Table 4-D. Global Pin Descriptions

NAME	I/O	FUNCTION			
		transaction, with $R/\overline{W} = 1$ indicating a read and $R/\overline{W} = 0$ indicating a write.			
RD/DS	$\frac{1}{1}$ Read Enable (Active Low) or Data Strobe (Active Low). In Intel bus mode (MOT = 0), $\overline{RD}$ is as to read internal registers. In Motorola bus mode (MOT = 1), the rising edge of $\overline{DS}$ writes data internal registers.				
A[5:0]	Address Bus. These inputs specify the address of the internal register to be accessed. A5 is not present on the DS3152. A5 and A4 are not present on the DS3151.				
D[7:0]	I/O	Data Bus. These bidirectional lines are inputs during writes to internal registers. They are outputs during reads from internal registers.			
INT	Interrupt Output (Active Low, Open Drain). This pin is forced low in response to one or more unmasked, active interrupt sources within the device. INT remains low until the interrupt is servic masked.				
V <sub>DD</sub>	Р	Positive Supply. 3.3V $\pm$ 5%. All V <sub>DD</sub> signals should be wired together.			
V <sub>SS</sub>	Р	Ground Reference. All V <sub>SS</sub> signals should be wired together.			

### Table 4-E. JTAG and Test Pin Descriptions

NAME	I/O	FUNCTION			
JTCLK	I	JTAG IEEE 1149.1 Test Serial Clock. JTCLK shifts data into JTDI on the rising edge and out of JTDO on the falling edge. If boundary scan is not used, JTCLK should be pulled high.			
JTDI	I <sub>PU</sub>	JTAG IEEE 1149.1 Test Serial-Data Input (Internal $10k\Omega$ Pullup). Test instructions and data are clocked in on this pin on the rising edge of JTCLK. If boundary scan is not used, JTDI should be left unconnected or pulled high.			
JTDO	0	JTAG IEEE 1149.1 Test Serial-Data Output. Test instructions and data are clocked out on this pin on the falling edge of JTCLK.			
JTRST	I <sub>PU</sub>	JTAG IEEE 1149.1 Test Reset (Internal 10k $\Omega$ Pullup). This pin is used to asynchronously reset the test access port (TAP) controller. If boundary scan is not used, JTRST can be held low or high.			
JTMS	I <sub>PU</sub>	JTAG IEEE 1149.1 Test Mode Select (Internal 10k $\Omega$ Pullup). This pin is sampled on the rising edge of JTCLK and is used to place the port into the various defined IEEE 1149.1 states. If boundary scan is not used, JTMS should be left unconnected or pulled high.			
TEST	I <sub>PU</sub>	Factory Test Pin. Leave unconnected or wire high for normal operation.			

**Note 1:** Pin type I = input pin. Pin type O = output pin. Pin type P = power-supply pin.

Note 2: Pin type O3 is an output that can be tri-stated.

Note 3: Pin type  $I_{\text{PU}}$  is an input with an internal  $10 k\Omega$  pullup.

Note 4: For pin names of the form PINn, n = LIU# = 1, 2, 3, or 4. PIN1 is on LIU 1, PIN2 is on LIU 2, etc.

**Note 5:** Section <u>14</u> shows hardware mode and CPU bus mode pin assignments.

### Table 4-F. Transmitter Data Select Options

TDSA	TDSB	E3M	STS	Tx MODE	TRANSMIT DATA SELECTED
0	0	Х	Х	Any	Normal data as input at TPOS and TNEG
0	1	0	0	DS3	
0	1	1	0	E3	Unframed all ones
0	1	1	1	STS-1	
0	1	0	1	DS3	DS3 AIS per ANSI T1.107 ( <u>Figure 7-2</u> )
1	0	Х	Х	Any	Unframed 100100 pattern
1	1	1	0	E3	2 <sup>23</sup> - 1 PRBS pattern per ITU 0.151
1	1	0	Х	DS3	2 <sup>15</sup> - 1 PRBS pattern per ITU O.151
1	1	1	1	STS-1	

Note 1: This coding of the TDSA, TDSB, E3M, and STS bits allows AIS generation to be enabled by holding TDSA = 0 and changing TDSB from 0 to 1. The type of DS3 AIS signal is selected by the STS bit with E3M = 0.

Note 2: If E3M and/or STS are changed when {TDSA,TDSB} ≠ 00, TDSA and TDSB must both be cleared to 0. After they are cleared, TDSA and TDSB can be configured to transmit a pattern in the new operating mode.

### Table 4-G. Receiver PRBS Pattern Select Options

E3M	STS	Rx MODE	RECEIVER PRBS PATTERN SELECTED					
1	0	E3	2 <sup>23</sup> - 1 PRBS pattern per ITU 0.151					
0	Х	DS3	2 <sup>15</sup> - 1 PRBS pattern per ITU 0.151					
1	1	STS-1						

### 5. REGISTER DESCRIPTIONS

When the DS315x is configured in CPU bus mode (HW = 0), the registers shown in <u>Table 5-A</u> are accessible through the CPU bus interface. All registers for the LIU ports are forced to their default values during an internal power-on reset or when the  $\overline{\text{RST}}$  pin is driven low. Setting an LIU's RST bit high forces all registers for that LIU to their default values. All register bits marked "—" must be written 0 and ignored when read. The TEST registers must be left at their reset value of 00h for normal operation.

On the DS3153, only registers for LIUs 1, 2, and 3 are available. Writes into LIU 4 address space are ignored. Reads from LIU 4 address space return all zeros. On the DS3152, address line A5 is not present, limiting the address space to the LIU 1 and 2 registers. On the DS3151, address lines A5 and A4 are not present, limiting the address space to the LIU 1 registers.

ADDRESS	REGISTER	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0			
				LIU 1	•							
00h	GCR1	E3M	STS	LLB	RLB	TDSA	TDSB	_	RST			
01h	TCR1	_	TBIN	TCINV	TJA	TPD	TTS	TLBO	—			
02h	RCR1	ITU	RBIN	RCINV	RJA	RPD	RTS	RMON	RCVUD			
03h	SR1	_	—	TDM	PRBS	—	_	RLOL	RLOS			
04h	SRL1		—	TDML	PRBSL	PBERL	RCVL	RLOLL	RLOSL			
05h	SRIE1		—	TDMIE	PRBSIE	PBERIE	RCVIE	RLOLIE	RLOSIE			
06h	RCVL1	RCV[7]	RCV[6]	RCV[5]	RCV[4]	RCV[3]	RCV[2]	RCV[1]	RCV[0]			
07h	RCVH1	RCV[15]	RCV[14]	RCV[13]	RCV[12]	RCV[11]	RCV[10]	RCV[9]	RCV[8]			
08h–0Fh	TEST	—	_			_	_	_	_			
LIU 2												
10h	GCR2	E3M	STS	LLB	RLB	TDSA	TDSB		RST			
11h	TCR2	—	TBIN	TCINV	TJA	TPD	TTS	TLBO				
12h	RCR2	ITU	RBIN	RCINV	RJA	RPD	RTS	RMON	RCVUD			
13h	SR2	—	—	<u>TDM</u>	PRBS	—	_	RLOL	RLOS			
14h	SRL2	—	_	TDML	PRBSL	PBERL	RCVL	RLOLL	RLOSL			
15h	SRIE2	_	_	TDMIE	PRBSIE	PBERIE	RCVIE	RLOLIE	RLOSIE			
16h	RCVL2	RCV[7]	RCV[6]	RCV[5]	RCV[4]	RCV[3]	RCV[2]	RCV[1]	RCV[0]			
17h	RCVH2	RCV[15]	RCV[14]	RCV[13]	RCV[12]	RCV[11]	RCV[10]	RCV[9]	RCV[8]			
18h–1Fh	TEST	—	—	_	—	—	_	—	—			
			-	LIU 3								
20h	GCR3	E3M	STS	LLB	RLB	TDSA	TDSB	—	RST			
21h	TCR3	—	TBIN	TCINV	TJA	TPD	TTS	TLBO	—			
22h	RCR3	ITU	RBIN	RCINV	RJA	RPD	RTS	RMON	RCVUD			
23h	SR3	_	_	<u>TDM</u>	PRBS	_	_	<u>RLOL</u>	<u>RLOS</u>			
24h	SRL3	_	_	TDML	PRBSL	PBERL	RCVL	RLOLL	RLOSL			
25h	SRIE3		—	TDMIE	PRBSIE	PBERIE	RCVIE	RLOLIE	RLOSIE			
26h	RCVL3	RCV[7]	RCV[6]	RCV[5]	RCV[4]	RCV[3]	RCV[2]	RCV[1]	RCV[0]			
27h	RCVH3	RCV[15]	RCV[14]	RCV[13]	RCV[12]	RCV[11]	RCV[10]	RCV[9]	RCV[8]			
28h–2Fh	TEST											
				LIU 4								
30h	GCR4	E3M	STS	LLB	RLB	TDSA	TDSB	_	RST			
31h	TCR4		TBIN	TCINV	TJA	TPD	TTS	TLBO	—			
32h	RCR4	ITU	RBIN	RCINV	RJA	RPD	RTS	RMON	RCVUD			
33h	SR4			<u>TDM</u>	PRBS			RLOL	<u>RLOS</u>			
34h	SRL4	—		TDML	PRBSL	PBERL	RCVL	RLOLL	RLOSL			
35h	SRIE4			TDMIE	PRBSIE	PBERIE	RCVIE	RLOLIE	RLOSIE			
36h	RCVL4	RCV[7]	RCV[6]	RCV[5]	RCV[4]	RCV[3]	RCV[2]	RCV[1]	RCV[0]			
37h	RCVH4	RCV[15]	RCV[14]	RCV[13]	RCV[12]	RCV[11]	RCV[10]	RCV[9]	RCV[8]			
38h–3Fh	TEST						_					

### Table 5-A. Register Map

**Note 1:** Underlined bits are read-only; all other bits are read-write.

Note 2: The registers are named REGn, where n = the LIU number (1, 2, 3, or 4).

Note 3: The bit names are the same for each LIU register set.

### Status Register Description

The status registers have two types of status bits. Real-time status bits—located in the SRn registers—indicate the state of a signal at the time it was read. Latched status bits—located in the SRLn registers—are set when a signal changes state (low-to-high, high-to-low, or both, depending on the bit) and cleared when written with a logic 1 value. After clearing, latched status bits remain cleared until the signal changes state again. Interrupt-enable bits—located in the SRIEn registers—control whether or not the INT pin is driven low when latched register bits are set.



### Figure 5-1. Status Register Logic

Register Name: Register Description: Register Address:

#### GCRn Global Configuration Register 00h, 10h, 20h, 30h

Bit	7	6	5	4	3	2	1	0
Name	E3M	STS	LLB	RLB	TDSA	TDSB	—	RST
Default	0	0	0	0	0	0	—	0

#### Bit 7: E3 Mode Enable (E3M)

0 = DS3 operation

1 = E3 or STS-1 operation

#### Bit 6: STS-1 Mode Enable (STS)

When E3M = 1, 0 = E3 operation 1 = STS-1 operation When E3M = 0, STS selects the DS3 AIS pattern (Table 4-F).

#### Bits 5, 4: Local Loopback, Remote Loopback Select (LLB, RLB)

- 00 = no loopback
- 01 = remote loopback
- 10 = analog local loopback
- 11 = digital local loopback

Bits 3, 2: Transmitter Data Select (TDSA, TDSB). See <u>Table 4-F</u> for details.

**Bit 0: Reset (RST).** When this bit is high, the digital logic of the LIU is held in reset and all registers for that LIU (except the RST bit) are forced to their default values. RST is cleared to 0 at power-up and when the  $\overline{RST}$  pin is activated.

0 = normal operation

1 = reset LIU

Register Name: Register Description: Register Address: TCRn Transmitter Configuration Register 01h, 11h, 21h, 31h

Bit	7	6	5	4	3	2	1	0
Name	_	TBIN	TCINV	TJA	TPD	TTS	TLBO	—
Default	0	0	0	0	0	1	0	—

#### Bit 6: Transmitter Binary Interface Enable (TBIN)

0 = Transmitter framer interface is bipolar on the TPOS and TNEG pins. The B3ZS/HDB3 encoder is disabled.

1 = Transmitter framer interface is binary on the TDAT pin. The B3ZS/HDB3 encoder is enabled.

#### Bit 5: Transmitter Clock Invert (TCINV)

0 = TPOS/TDAT and TNEG are sampled on the rising edge of TCLK.

1 = TPOS/TDAT and TNEG are sampled on the falling edge of TCLK.

#### Bit 4: Transmitter Jitter Attenuator Enable (TJA)

0 =Remove jitter attenuator from the transmitter path.

1 = Insert jitter attenuator into the transmitter path.

#### Bit 3: Transmitter Power-Down Enable (TPD)

0 = enable the transmitter

1 = power-down the transmitter (output driver tri-stated)

**Bit 2: Transmitter Tri-State Enable (TTS).** This bit is set to 1 on reset, which tri-states the transmitter TXP and TXN pins. The transmitter circuitry is left powered up in this mode. The TTS input pin is inverted and logically ORed with this bit.

0 = enable the transmitter output driver

1 = tri-state the transmitter output driver

**Bit 1: Transmitter Line Build-Out (TLBO).** TLBO indicates cable length for waveform shaping in DS3 and STS-1 modes. TLBO is ignored in E3 mode.

- $0 = cable length \ge 225 ft$
- 1 = cable length < 225 ft

Register Name:	
Register Description:	
Register Address:	

RCRn Receiver Configuration Register 02h, 12h, 22h, 32h

Bit	7	6	5	4	3	2	1	0
Name	ITU	RBIN	RCINV	RJA	RPD	RTS	RMON	RCVUD
Default	0	0	0	0	0	1	0	0

**Bit 7: ITU CV Mode (ITU).** This bit controls what types of bipolar violations (BPVs) are flagged as code violations on the RLCV pin and counted in the RCV register. It also controls whether or not excessive zero (EXZ) events are flagged and counted. An EXZ event is the occurrence of a third consecutive zero (DS3 or STS-1 modes) or fourth consecutive zero (E3 mode) in a sequence of zeros.

- 0 = In all three modes (DS3, E3, and STS-1) BPVs that are not part of a valid codeword are flagged and counted. EXZ events are also flagged and counted.
- 1 = In DS3 and STS-1 modes, BPVs that are not part of valid codewords are flagged and counted. In E3 mode, BPVs that are the same polarity as the last BPV are flagged and counted. EXZ events are not flagged and counted in any mode.

#### Bit 6: Receiver Binary Interface Enable (RBIN)

- 0 = Receiver framer interface is bipolar on the RPOS and RNEG pins. The B3ZS/HDB3 decoder is disabled.
- 1 = Receiver framer interface is binary on the RDAT pin with the RLCV pin indicating line-code violations. The B3ZS/HDB3 encoder is enabled.

#### Bit 5: Receiver Clock Invert (RCINV)

0 = RPOS/RDAT and RNEG/RLCV are sampled on the falling edge of RCLK.

1 = RPOS/RDAT and RNEG/RLCV are sampled on the rising edge of RCLK.

#### Bit 4: Receiver Jitter Attenuator Enable (RJA). (Note that TJA = 1 takes precedence over RJA = 1.)

- 0 = remove jitter attenuator from the receiver path
- 1 = insert jitter attenuator into the receiver path

#### Bit 3: Receiver Power-Down Enable (RPD)

- 0 = enable the receiver
- 1 = power-down the receiver (RPOS/RDAT, RNEG/RLCV, and RCLK tri-stated)

**Bit 2: Receiver Tri-State Enable (RTS).** This signal is set to 1 on reset, which tri-states the receiver RPOS/RDAT, RNEG/RLCV, and RCLK pins. The receiver is left powered up in this mode. The RTS pin is inverted and logically ORed with this bit.

0 = enable the receiver outputs

1 = tri-state the receiver outputs (RPOS/RDAT, RNEG/RLCV, and RCLK)

#### Bit 1: Receiver Monitor Preamp Enable (RMON)

- 0 = disable the monitor preamp
- 1 = enable the monitor preamp

**Bit 0: Receive Code-Violation Counter Update (RCVUD).** When this control bit transitions from low to high, the RCVLn and RCVHn registers are loaded with the current code-violation count, and the internal code-violation counter is cleared.

 $0 \rightarrow 1 =$ Update RCV registers and clear internal code-violation counter

Register Name:	SRn
Register Description:	Status Register
Register Address:	03h, 13h, 23h, 33h

Bit	7	6	5	4	3	2	1	0
Name	_	_	<u>TDM</u>	PRBS	_	_	<u>RLOL</u>	<u>RLOS</u>
Default	_	_	0	0	_	_	1	1

Bit 5: Transmitter Driver Monitor (TDM). This read-only status bit indicates the current state of the transmit driver monitor.

0 = the transmitter is operating normally

1 = the transmitter has a fault condition

**Bit 4: PRBS Detector Output (PRBS).** This read-only status bit indicates the current state of the receiver's PRBS detector. See <u>Table 4-G</u> for the expected PRBS pattern.

0 = in sync with expected pattern

1 = out of sync, expected pattern not detected

Bit 1: Receiver Loss of Lock (RLOL). This read-only status bit indicates the current state of the receiver clock recovery PLL.

0 = the receiver PLL is locked onto the incoming signal

1 = the receiver PLL is not locked onto the incoming signal

Bit 0: Receiver Loss of Signal (RLOS). This read-only status bit indicates the current state of the receiver loss-ofsignal detector.

0 = signal present

1 = loss of signal

Register Name: Register Description: Register Address: SRLn Status Register Latched 04h, 14h, 24h, 34h

Bit	7	6	5	4	3	2	1	0
Name	_		TDML	PRBSL	PBERL	RCVL	RLOLL	RLOSL
Default	_	_	0	0	0	0	0	0

**Bit 5: Transmitter Driver Monitor Latched (TDML).** This latched status bit is set to one when the TDM status bit changes state (low to high or high to low). TDML is cleared when the host processor writes a one to it and is not set again until TDM changes state again. When TDML is set, it can cause a hardware interrupt to occur if the TDMIE interrupt-enable bit is set to one. The interrupt is cleared when TDML is cleared or TDMIE is set to zero.

**Bit 4: PRBS Detector Output Latched (PRBSL).** This latched status bit is set to one when the PRBS status bit changes state (low to high or high to low). PRBSL is cleared when the host processor writes a one to it and is not set again until PRBS changes state again. When PRBSL is set, it can cause a hardware interrupt to occur if the PRBSIE interrupt-enable bit is set to one. The interrupt is cleared when PRBSL is cleared or PRBSIE is set to zero.

**Bit 3: PRBS Detector Bit Error Latched (PBERL).** This latched status bit is set to one when the PRBS detector is in sync and a bit error has been detected. PBERL is cleared when the host processor writes a one to it and is not set again until another bit error is detected. When PBERL is set, it can cause a hardware interrupt to occur if the PBERIE interrupt-enable bit is set to one. The interrupt is cleared when PBERL is cleared or PBERIE is set to zero.

**Bit 2: Receiver Code Violation Latched (RCVL).** This latched status bit is set to one when the RCV status bit goes high. RCVL is cleared when the host processor writes a one to it and is not set again until RCV goes high again. When RCVL is set, it can cause a hardware interrupt to occur if the RCVIE interrupt-enable bit is set to one. The interrupt is cleared when RCVL is cleared or RCVIE is set to zero.

**Bit 1: Receiver Loss-of-Clock Lock Latched (RLOLL).** This latched status bit is set to one when the RLOL status bit changes state (low to high or high to low). RLOLL is cleared when the host processor writes a one to it and is not set again until RLOL changes state again. When RLOLL is set, it can cause a hardware interrupt to occur if the RLOLIE interrupt-enable bit is set to one. The interrupt is cleared when RLOLL is cleared or RLOLIE is set to zero.

**Bit 0: Receiver Loss-of-Signal Latched (RLOSL).** This latched status bit is set to one when the RLOS status bit changes state (low to high or high to low). RLOSL is cleared when the host processor writes a one to it and is not set again until RLOS changes state again. When RLOSL is set, it can cause a hardware interrupt to occur if the RLOSIE interrupt-enable bit is set to one. The interrupt is cleared when RLOSL is cleared or RLOSIE is set to zero.

Register Name: Register Description: Register Address: SRIEn Status Register Interrupt Enable 05h, 15h, 25h, 35h

Bit	7	6	5	4	3	2	1	0
Name	_		TDMIE	PRBSIE	PBERIE	RCVIE	RLOLIE	RLOSIE
Default	_		0	0	0	0	0	0

#### Bit 5: Transmitter Driver Monitor Interrupt Enable (TDMIE)

0 = mask TDML interrupt

1 = enable TDML interrupt

#### **Bit 4: PRBS Detector Interrupt Enable (PRBSIE)**

0 = mask PRBSL interrupt

1 = enable PRBSL interrupt

#### Bit 3: PRBS Detector Bit-Error Interrupt Enable (PBERIE)

0 = mask PBERL interrupt

1 = enable PBERL interrupt

#### Bit 2: Receiver Line-Code Violation Interrupt Enable (RCVIE)

0 = mask RCVL interrupt

1 = enable RCVL interrupt

#### Bit 1: Receiver Loss-of-Clock Lock Interrupt Enable (RLOLIE)

0 = mask RLOLL interrupt

1 = enable RLOLL interrupt

#### Bit 0: Receiver Loss-of-Signal Interrupt Enable (RLOSIE)

0 = mask RLOSL interrupt

1 = enable RLOSL interrupt

Register Name:RCVLnRegister Description:Receiver Code-Violation Count Register (Low Byte)Register Address:06h, 16h, 26h, 36h

Bit	7	6	5	4	3	2	1	0
Name	RCV[7]	RCV[6]	RCV[5]	RCV[4]	RCV[3]	RCV[2]	RCV[1]	RCV[0]
Default	0	0	0	0	0	0	0	0

Register Name: Register Description: Register Address: RCVHn Receiver Code-Violation Count Register (High Byte) 07h, 17h, 27h, 37h

Bit	7	6	5	4	3	2	1	0
Name	RCV[15]	RCV[14]	RCV[13]	RCV[12]	RCV[11]	RCV[10]	RCV[9]	RCV[8]
Default	0	0	0	0	0	0	0	0

**Bits 15 to 0: Receiver Code-Violation Counter Register (RCV[15:0]).** The RCV registers form a 16-bit register for reading the line-code violation counter value. The registers are updated with the line-code violation counter value when the RCVUD control bit is toggled low to high. After the RCV registers are updated, the line-code violation counter is cleared. The counter operates in two modes, depending on the setting of the ITU bit in the RCR register. See the RCR register description for details about the ITU control bit.

### 6. RECEIVER

**Interfacing to the Line.** The receiver can be transformer-coupled or capacitor-coupled to the line. Typically, the receiver interfaces to the incoming coaxial cable ( $75\Omega$ ) through a 1:2 step-up transformer. Figure 1-1 shows the arrangement of the transformer and other recommended interface components. Table 11-A specifies the required characteristics of the transformer. The receiver expects the incoming signal to be in B3ZS- or HDB3-coded AMI format.

**Optional Preamp.** The receiver can be used in monitoring applications, which typically have series resistors with a resistive loss of approximately 20dB. When the RMON input pin is high, the receiver compensates for this resistive loss by applying approximately 14dB of flat gain to the incoming signal before sending the signal to the AGC/equalizer block where additional flat gain is applied as needed.

Automatic Gain Control (AGC) and Adaptive Equalizer. The AGC circuitry applies flat (frequency independent) gain to the incoming signal to compensate for flat losses in the transmission channel and variations in transmission power. Since the incoming signal also experiences frequency-dependent losses as it passes through the coaxial cable, the adaptive equalizer circuitry applies frequency-dependent gain to offset line losses and restore the signal. The AGC/equalizer circuitry automatically adapts to coaxial cable losses from 0 to 15dB, which translates into 0 to 380 meters (DS3), 0 to 440 meters (E3), or 0 to 360 meters (STS-1) of coaxial cable (AT&T 734A or equivalent). The AGC and the equalizer work simultaneously but independently to supply a signal of nominal amplitude and pulse shape to the clock and data recovery block. The AGC/equalizer block automatically handles direct (0 meters) monitoring of the transmitter output signal.

**Clock and Data Recovery (CDR).** The CDR block takes the amplified, equalized signal from the AGC/equalizer block and produces separate clock, positive data, and negative data signals. The CDR requires a master clock. If the signal on the appropriate MCLK pin is toggling, the LIU selects the MCLK signal as its master clock. If the appropriate MCLK pin is wired high, the LIU uses the signal on the TCLK pin as the master clock. The appropriate MCLK is selected based on the settings of the E3M and STS mode pins or register bits.

The receiver locks onto the incoming signal using a clock recovery PLL. The status of the PLL lock is indicated in the RLOL status bit. The RLOL bit is set when the difference between recovered clock frequency and MCLK frequency is greater than 7900ppm and cleared when the difference is less than 7700ppm. A change of state of the RLOL status bit can cause an interrupt on the INT pin if enabled to do so by the RLOLIE interrupt-enable bit. Note that if MCLK is not present, or MCLK is high and TCLK is not present, RLOL is not set.

**Loss-of-Signal (LOS) Detector.** The receiver contains analog and digital LOS detectors. The analog LOS detector resides in the AGC/equalizer block. If the incoming signal level is less than a signal level approximately 24dB below nominal, analog LOS (ALOS) is declared. The ALOS signal cannot be directly examined, but when ALOS occurs the AGC/equalizer mutes the recovered data, forcing all zeros out of the data recovery circuitry and causing digital LOS (DLOS), which is indicated by the RLOS pin and the RLOS status bit. ALOS clears when the incoming signal level is greater than or equal to a signal level approximately 18dB below nominal.

The digital LOS detector declares DLOS when it detects 175  $\pm$ 75 consecutive zeros in the recovered data stream. When DLOS occurs, the receiver asserts the RLOS pin (hardware mode) or the RLOS status bit (CPU bus mode). DLOS is cleared when there are no EXZ occurrences over a span of 175  $\pm$ 75 clock periods. An EXZ occurrence is defined as three or more consecutive zeros in the DS3 and STS-1 modes and four or more consecutive zeros in the E3 mode. The RLOS pin goes inactive (high) when the DLOS condition is cleared. In CPU bus mode, a change of the RLOS status bit can cause an interrupt on the INT pin if enabled to do so by the RLOSIE interrupt-enable bit.

The requirements of ANSI T1.231 and ITU-T G.775 for DS3 LOS defects are met by the DLOS detector, which asserts RLOS when it counts 175  $\pm$ 75 consecutive zeros coming out of the CDR block and clears RLOS when it counts 175  $\pm$ 75 consecutive pulse intervals without excessive zero occurrences.

The requirements of ITU-T G.775 for E3 LOS defects are met by a combination of the ALOS detector and the DLOS detector, as follows:

#### For E3 RLOS Assertion:

- The ALOS detector in the AGC/equalizer block detects that the incoming signal is less than or equal to a signal level approximately 24dB below nominal, and mutes the data coming out of the clock and data recovery block. (24dB below nominal in the "tolerance range" of G.775, where LOS may or may not be declared.)
- 2) The DLOS detector counts 175  $\pm$ 75 consecutive zeros coming out of the CDR block and asserts RLOS. (175  $\pm$ 75 meets the 10  $\leq$  N  $\leq$  255 pulse-interval duration requirement of G.775.)

#### For E3 RLOS Clear:

- 1) The ALOS detector in the AGC/equalizer block detects that the incoming signal is greater than or equal to a signal level approximately 18dB below nominal, and enables data to come out of the CDR block. (18dB is in the "tolerance range" of G.775, where LOS may or may not be declared.)
- 2) The DLOS detector counts 175  $\pm$ 75 consecutive pulse intervals without EXZ occurrences and deasserts RLOS. (175  $\pm$ 75 meets the 10  $\leq$  N  $\leq$  255 pulse-interval duration requirement of G.775.)

The DLOS detector supports the requirements of ANSI T1.231 for STS-1 LOS defects. At STS-1 rates, the time required for the DLOS detector to count 175  $\pm$ 75 consecutive zeros falls in the range of 2.3 $\leq$  T $\leq$  100 $\mu$ s required by ANSI T1.231 for declaring an LOS defect. Although the time required for the DLOS detector to count 175  $\pm$ 75 consecutive pulse intervals with no excessive zeros is less than the 125 $\mu$ s-250 $\mu$ s period required by ANSI T1.231 for clearing an LOS defect, a period of this length where LOS is inactive can easily be timed in software.

During LOS, the RCLK output pin is derived from the LIU's master clock. The ALOS detector has a longer time constant than the DLOS detector. Thus, when the incoming signal is lost, the DLOS detector activates first (asserting the RLOS pin or bit), followed by the ALOS detector. When a signal is restored, the DLOS detector does not get a valid signal that it can qualify for no EXZ occurrences until the ALOS detector has seen the signal rise above a signal level approximately 18dB below nominal.

**Framer Interface Format and the B3ZS/HDB3 Decoder.** The recovered data can be output in either binary or bipolar format. To select the bipolar interface format, pull the RBIN pin low (hardware mode) or clear the RBIN configuration bit (CPU bus mode). In bipolar format, the B3ZS/HDB3 decoder is disabled and the recovered data is buffered and output on the RPOS and RNEG outputs. Received positive-polarity pulses are indicated by RPOS = 1, while negative-polarity pulses are indicated by RNEG = 1. In bipolar interface format, the receiver simply passes on the received data and does not check it for BPV or EXZ occurrences.

To select the binary interface format, pull the RBIN pin high (hardware mode) or set the RBIN configuration bit (CPU bus mode). In binary format, the B3ZS/HBD3 decoder is enabled, and the recovered data is decoded and output as a binary value on the RDAT pin. Code violations are flagged on the RLCV pin. In the discussion that follows, a valid pulse that conforms to the AMI rule is denoted as B. A BPV pulse that violates the AMI rule is denoted as V.

In DS3 and STS-1 modes, B3ZS decoding is performed. RLCV is asserted during any RCLK cycle where the data on RDAT causes ones of the following code violations:

- Hardware mode or ITU bit set to 0
  - A BPV immediately preceded by a valid pulse (B, V).
  - A BPV with the same polarity as the last BPV.
  - The third zero in an EXZ occurrence.
- ITU bit set to 1
  - A BPV immediately preceded by a valid pulse (B, V).
  - A BPV with the same polarity as the last BPV.

In E3 mode, HDB3 decoding is performed. RLCV is asserted during any RCLK cycle where the data on RDAT causes one of the following code violations:

- Hardware mode or ITU bit set to 0
  - A BPV immediately preceded by a valid pulse (B, V) or by a valid pulse and a zero (B, 0, V).
  - A BPV with the same polarity as the last BPV.
  - The fourth zero in an EXZ occurrence (only in hardware mode or when ITU = 0).

- ITU bit set to 1
  - A BPV with the same polarity as the last BPV.

When RLCV is asserted to flag a BPV, the RDAT pin outputs a one. The state bit that tracks the polarity of the last BPV is toggled on every BPV, whether part of a valid B3ZS/HDB3 codeword or not.

To support a glueless interface to a variety of neighboring components, the polarity of RCLK can be inverted. Normally, data is output on the RPOS/RDAT and RNEG/RLCV pins on the falling edge of RCLK. To output data on these pins on the rising edge of RCLK, pull the RCINV pin high (hardware mode) or set the RCINV configuration bit (CPU bus mode).

The RCLK, RPOS/RDAT, and RNEG/RLCV pins can be tri-stated to support protection switching and redundant-LIU applications. This tri-stating capability supports system configurations where two or more LIUs are wire-ORed together and a system processor selects one to be active. To tri-state RCLK, RPOS/RDAT, and RNEG/RLCV, assert the RTS pin or the RTS configuration bit.

**Receive Line-Code Violation Counter.** The line-code violation counter is always enabled regardless of the settings of the RBIN pin or the RBIN configuration bit. The receiver has an internal 16-bit saturating counter and a 16-bit latch, which the CPU can read as registers RCVH and RCVL. The value of the internal counter is latched into the RCVH/RCVL register and cleared when the receive code-violation counter update bit, RCVUD, is changed from a zero to a one. The RCVUD bit must be cleared back to a zero before a new update can occur. If there is an LCV increment pulse and an update pulse in the same clock period, the counter is preset to a one rather than cleared so that the LCV is not missed. The counter is incremented when the RLCV pin flags a code violation as described in the *Framer Interface Format and the B3ZS/HDB3 Decoder* section. The counter saturates at 65,535 (0FFFFh) and does not roll over.

**Receiver Power-Down.** To minimize power consumption when the receiver is not being used, assert the RPD configuration bit (CPU bus mode). When the receiver is powered down, the RCLK, RPOS/RDAT, and RNEG/RLCV pins are tri-stated. In addition, the RXP and RXN pins become high impedance.

**Receiver Jitter Tolerance.** The receiver exceeds the input jitter tolerance requirements of all applicable telecommunication standards in <u>Table 1-A</u>. See <u>Figure 6-1</u>.



Figure 6-1. Receiver Jitter Tolerance

### 7. TRANSMITTER

**Transmit Clock.** The clock applied at the TCLK input clocks in data on the TPOS/TDAT and TNEG pins. If the jitter attenuator is not enabled in the transmit path, the signal on TCLK is the transmit line clock and must be transmission quality (i.e., ±20ppm frequency accuracy and low jitter). If the jitter attenuator is enabled in the transmit path, the signal on TCLK can be jittery and/or periodically gapped (not exceeding 8UI), but must still have an average frequency within ±20ppm of the nominal line rate. When enabled in the transmit path, the jitter attenuator generates the transmit line clock from the signal applied on the appropriate MCLK pin. The signal on the MCLK pin must, therefore, be a transmission-quality clock (±20ppm frequency accuracy and low jitter).

The polarity of TCLK can be inverted to support glueless interfacing to a variety of neighboring components. Normally data is sampled on the TPOS/TDAT and TNEG pins on the rising edge of TCLK. To sample data on the falling edge of TCLK, pull the TCINV pin high (hardware mode) or set the TCINV configuration bit (CPU bus mode).

**Framer Interface Format and the B3ZS/HDB3 Encoder.** Data to be transmitted can be input in either binary or bipolar format. To select the binary interface format, pull the TBIN pin high (hardware mode) or set the TBIN configuration bit (CPU bus mode). In binary format, the B3ZS/HBD3 encoder is enabled, and the data to be transmitted is sampled on the TDAT pin. The TNEG pin is ignored in binary interface mode and should be wired low. In DS3 and STS-1 modes, the B3ZS/HDB3 encoder operates in the B3ZS mode. In E3 mode the encoder operates in HDB3 mode.

To select the bipolar interface format, pull the TBIN pin low (hardware mode) or clear the TBIN configuration bit (CPU bus mode). In bipolar format, the B3ZS/HDB3 encoder is disabled and the data to be transmitted is sampled on the TPOS and TNEG pins. Positive-polarity pulses are indicated by TPOS = 1, while negative-polarity pulses are indicated by TNEG = 1.

**Pattern Generation.** The transmitter can generate several patterns internally, including unframed all ones (E3 AIS), 100100..., and DS3 AIS. See <u>Figure 7-2</u> for the structure of the DS3 AIS signal. The TDSA and TDSB input pins (hardware mode) or the TDSA and TDSB control bits (CPU bus mode) are used to select these patterns. <u>Table 4-F</u> indicates the possible selections.

**Waveshaping, Line Build-Out, Line Driver.** The waveshaping block converts the transmit clock, positive data, and negative data signals into a single AMI signal with the waveshape required for interfacing to DS3/E3/STS-1 lines. <u>Table 7-A</u> through <u>Table 7-E</u> and <u>Figure 7-1</u> show the waveform template specifications and test parameters.

Because DS3 and STS-1 signals must meet the waveform templates at the cross-connect through any cable length from 0 to 450ft, the waveshaping circuitry includes a selectable LBO feature. For cable lengths of 225ft or greater, the TLBO pin (hardware mode) or the TLBO configuration bit (CPU bus mode) should be low. When TLBO is low, output pulses are driven onto the coaxial cable without any preattenuation. For cable lengths less than 225ft, TLBO should be high to enable the LBO circuitry. When TLBO is high, pulses are preattenuated by the LBO circuitry before being driven onto the coaxial cable. The LBO circuitry provides attenuation that mimics the attenuation of 225ft of coaxial cable.

The transmitter line driver can be disabled and the TXP and TXN outputs tri-stated by asserting the  $\overline{TTS}$  input or the TTS configuration bit. Powering down the transmitter through the TPD configuration bit (CPU bus mode) also tri-states the TXP and TXN outputs.

**Interfacing to the Line.** The transmitter interfaces to the outgoing DS3/E3/STS-1 coaxial cable (75 $\Omega$ ) through a 2:1 step-down transformer connected to the TXP and TXN pins. Figure 1-1 shows the arrangement of the transformer and other recommended interface components. Table 11-A specifies the required characteristics of the transformer.

**Transmit Driver Monitor.** If the transmit driver monitor detects a faulty transmitter, it activates the  $\overline{\text{TDM}}$  output (hardware mode or CPU bus mode) or sets the TDM status bit and optionally activates the  $\overline{\text{INT}}$  output (CPU bus mode). When the transmitter is tri-stated, the transmit driver monitor is also disabled. The transmitter is declared to be faulty when the transmitter outputs see a load of less than ~25 $\Omega$ .

**Transmitter Power-Down.** To minimize power consumption when the transmitter is not being used, assert the TPD configuration bit (CPU bus mode only). When the transmitter is powered down, the TXP and TXN pins are put in a high-impedance state and the transmit amplifiers are powered down.

**Transmitter Jitter Generation (Intrinsic).** The transmitter meets the jitter generation requirements of all applicable standards, with or without the jitter attenuator enabled.

**Transmitter Jitter Transfer.** Without the jitter attenuator enabled in the transmit side, the transmitter passes jitter through unchanged. With the jitter attenuator enabled in the transmit side, the transmitter meets the jitter transfer requirements of all applicable telecommunication standards in <u>Table 1-A</u>. See <u>Figure 9-1</u>.

### Table 7-A. DS3 Waveform Template

TIME (IN UNIT INTERVALS)	NORMALIZED AMPLITUDE EQUATION						
UPF	PER CURVE						
$-0.85 \le T \le -0.68$	0.03						
$-0.68 \le T \le +0.36$	$0.5 \{1 + \sin[(\pi / 2)(1 + T / 0.34)]\} + 0.03$						
$0.36 \le T \le 1.4$	0.08 + 0.407e <sup>-1.84(T - 0.36)</sup>						
LOWER CURVE							
$-0.85 \le T \le -0.36$	-0.03						
$-0.36 \le T \le +0.36$	0.5 {1 + sin[(π / 2)(1 + T / 0.18)]} - 0.03						
$0.36 \leq T \leq 1.4$	-0.03						

Governing Specifications: ANSI T1.102 and Bellcore GR-499.

### Table 7-B. DS3 Waveform Test Parameters and Limits

PARAMETER	SPECIFICATION
Rate	44.736Mbps (±20ppm)
Line Code	B3ZS
Transmission Medium	Coaxial cable (AT&T 734A or equivalent)
Test Measurement Point	At the end of 0 to 450ft of coaxial cable
Test Termination	$75\Omega$ (±1%) resistive
Pulse Amplitude	Between 0.36V and 0.85V
Pulse Shape	An isolated pulse (preceded by two zeros and followed by one or more zeros) falls within the curves listed in Table 7-A.
Unframed All-Ones Power Level at 22.368MHz	Between -1.8dBm and +5.7dBm
Unframed All-Ones Power Level at 44.736MHz	At least 20dB less than the power measured at 22.368MHz
Pulse Imbalance of Isolated Pulses	Ratio of positive and negative pulses must be between 0.90 and 1.10.

### Table 7-C. STS-1 Waveform Template

TIME (IN UNIT INTERVALS)	NORMALIZED AMPLITUDE EQUATIONS							
UPPER CURVE								
-0.85 ≤ T ≤ -0.68	0.03							
-0.68 ≤ T ≤ +0.26	0.5 {1 + sin[(π / 2)(1 + T / 0.34)]} + 0.03							
$0.26 \le T \le 1.4$	0.1 + 0.61e <sup>-2.4(T - 0.26)</sup>							
LOWER CURVE								
-0.85 ≤ T ≤ -0.36	-0.03							
-0.36 ≤ T ≤ +0.36	0.5 {1 + sin[(π / 2)(1 + T / 0.18)]} - 0.03							
$0.36 \le T \le 1.4$	-0.03							

Governing Specifications: Bellcore GR-253 and Bellcore GR-499 and ANSI T1.102.

PARAMETER	SPECIFICATION
Rate	51.840Mbps (±20ppm)
Line Code	B3ZS
Transmission Medium	Coaxial cable (AT&T 734A or equivalent)
Test Measurement Point	At the end of 0 to 450ft of coaxial cable
Test Termination	$75\Omega (\pm 1\%)$ resistive
Pulse Amplitude	0.800V nominal (not covered in specs)
Pulse Shape	An isolated pulse (preceded by two zeros and followed by one
	or more zeros) falls within the curved listed in <u>Table 7-C</u> .
Unframed All-Ones Power Level at 25.92MHz	Between -1.8dBm and +5.7dBm
Unframed All-Ones Power Level at 51.84MHz	At least 20dB less than the power measured at 25.92MHz.

### Table 7-D. STS-1 Waveform Test Parameters and Limits

### Table 7-E. E3 Waveform Test Parameters and Limits

PARAMETER	SPECIFICATION
Rate	34.368Mbps (±20ppm)
Line Code	HDB3
Transmission Medium	Coaxial cable (AT&T 734A or equivalent)
Test Measurement Point	At the transmitter
Test Termination	$75\Omega (\pm 1\%)$ resistive
Pulse Amplitude	1.0V (nominal)
Pulse Shape	An isolated pulse (preceded by two zeros and followed by one or more zeros) falls within the template shown in Figure 7-1.
Ratio of the Amplitudes of Positive and Negative Pulses at the Center of the Pulse Interval	0.95 to 1.05
Ratio of the Widths of Positive and Negative Pulses at the Nominal Half Amplitude	0.95 to 1.05

### Figure 7-1. E3 Waveform Template



### Figure 7-2. DS3 AIS Structure

M1 Subframe

	bframe														
	84		84		84		84		84		84		84		84
X1	Info	F1	Info	C1	Info	F2	Info	C2	Info	F3	Info	C3	Info	F4	Info
(1)	Bits	(1)	Bits	(0)	Bits	(0)	Bits	(0)	Bits	(0)	Bits	(0)	Bits	(1)	Bits
		~ /			1	~ /		~ /							
M2 Sul	bframe														
	84		84		84		84		84		84		84		84
X2	Info	F1	Info	C1	Info	F2	Info	C2	Info	F3	Info	C3	Info	F4	Info
(1)	Bits	(1)	Bits	(0)	Bits	(0)	Bits	(0)	Bits	(0)	Bits	(0)	Bits	(1)	Bits
M3 Sul	bframe														
	84		84		84		84		84		84		84		84
P1	Info	F1	Info	C1	Info	F2	Info	C2	Info	F3	Info	C3	Info	F4	Info
(0)	Bits	(1)	Bits	(0)	Bits	(0)	Bits	(0)	Bits	(0)	Bits	(0)	Bits	(1)	Bits
M4 Sul															<b></b> 1
	84		84	_	84		84		84		84		84		84
P2	Info	F1	Info	C1	Info	F2	Info	C2	Info	F3	Info	C3	Info	F4	Info
(0)	Bits	(1)	Bits	(0)	Bits	(0)	Bits	(0)	Bits	(0)	Bits	(0)	Bits	(1)	Bits
M5 Sul				1						1		1			<b></b> 1
	84		84		84		84	_	84		84	_	84		84
M1	Info	F1	Info	C1	Info	F2	Info	C2	Info	F3	Info	C3	Info	F4	Info
(0)	Bits	(1)	Bits	(0)	Bits	(0)	Bits	(0)	Bits	(0)	Bits	(0)	Bits	(1)	Bits
MESH	hfromo														
M6 Sul	1		04		04		04		04		04		04		04
MO	84		84 Info	C1	84 Info	<b>F</b> 2	84 Info	00	84	<b>F</b> 0	84	00	84		84 Info
M2	Info	F1	Info	C1	Info	F2	Info	C2	Info	F3	Info	C3	Info	F4	Info
(1)	Bits	(1)	Bits	(0)	Bits	(0)	Bits	(0)	Bits	(0)	Bits	(0)	Bits	(1)	Bits
M7 Sul	M7 Subframe														
	84		84		84		84		84		84		84		84
МЗ	Info	F1	Info	C1	Info	F2	Info	C2	Info	F3	Info	C3	Info	F4	Info
(0)	Bits	(1)	Bits	(0)	Bits	(0)	Bits	(0)	Bits	(0)	Bits	(0)	Bits	(1)	Bits
(0)	DIG	(1)	Dita	( <b>0</b> )	Dito	( <b>0</b> )	טוט	( <b>0</b> )	Dita	( <b>0</b> )	Dita	( <b>0</b> )	Dita	$(\mathbf{i})$	DIG

Note 1: X1 is transmitted first.

Note 2: The 84 info bits contain the repetitive sequence 1010..., where the first 1 in the sequence immediately follows each X, P, F, C, or M bit.

### 8. DIAGNOSTICS

**PRBS Generator and Detector.** Each LIU has built-in pseudorandom bit sequence (PRBS) generator and detector circuitry for physical layer testing. The device generates and detects unframed 2<sup>15</sup> - 1 (DS3 or STS-1) or 2<sup>23</sup> - 1 PRBS, according to the ITU O.151 specification. To transmit a PRBS pattern, pull the TDSA and TDSB pins high (hardware mode) or set configuration bits TDSA and TDSB (CPU bus mode). As <u>Table 4-F</u> shows, the PRBS generator automatically generates 2<sup>15</sup> - 1 for DS3 and STS-1 modes and 2<sup>23</sup> - 1 for E3 mode.

The PRBS detector, which is always enabled (<u>Table 4-G</u>), reports its status through the PRBS output pin (hardware and CPU bus modes) or through the PRBS and PBER status bits (CPU bus mode). When the PRBS detector is out of synchronization, the PRBS pin is forced high. When the detector syncs to an incoming PRBS pattern, the PRBS pin is driven low, then pulses high, synchronous with RCLK, for each bit error detected. See <u>Figure 8-1</u> and <u>Figure 8-2</u> for details. In CPU bus mode, the PRBS status bit is set to one when the detector is out of synchronization and set to zero when the detector syncs to an incoming PRBS pattern. A change of state of the PRBS bit can cause an interrupt on the <u>INT</u> pin if the PRBSIE interrupt-enable bit is set to one. A pattern bit error can also cause an interrupt if the PBERIE interrupt-enable bit is set to one. The PRBS detector also declares sync in the presence of an incoming all-ones pattern.

**Loopbacks.** Each LIU has three internal loopbacks. See <u>Figure 3-1</u> and <u>Figure 3-2</u>. The LLB and RLB pins (hardware mode) or LLB and RLB control bits (CPU bus mode) enable these loopbacks. When LLB = RLB = 0, loopbacks are disabled. Setting RLB = 1 with LLB = 0 enables remote loopback, which loops recovered clock and data back through the LIU transmitter. During remote loopback, recovered clock and data are output on RCLK, RPOS/RDAT, and RNEG/RLCV, but the TPOS/TDAT and TNEG pins are ignored. Setting LLB = 1 with RLB = 0 enables analog local loopback, which loops the outgoing transmit signal back to the receiver's analog front end. Setting LLB = RLB = 1 enables digital local loopback, which loops digital transmit clock and data back to the receiver's digital circuitry, including the LOS detector, the B3ZS/HDB3 decoder, and the PRBS detector. When either of the local loopbacks is enabled, the transmit signal is output normally on TXP/TXN, but the received signal on RXP/RXN is ignored.

### Figure 8-1. PRBS Output with Normal RCLK Operation



Figure 8-2. PRBS Output with Inverted RCLK Operation



### 9. JITTER ATTENUATOR

Each LIU contains an on-board jitter attenuator that can be placed in the receive path or the transmit path or can be disabled. The TJA and RJA pins (hardware mode) or the TJA and RJA control bits (CPU bus mode) specify how the jitter attenuator is used. Setting TJA = RJA = 0 disables the jitter attenuator. To use the jitter attenuator in the receive path, set RJA = 1 (with TJA = 0). To use it in the transmit path, set TJA = 1. Figure 9-1 shows the minimum jitter attenuator for the device when the jitter attenuator is enabled. Figure 9-1 also shows the receive jitter transfer when the jitter attenuator is disabled.

The jitter attenuator consists of a narrowband PLL to retime the selected clock, a 16 x 2-bit FIFO to buffer the associated data while the clock is being retimed, and logic to prevent FIFO over/underflow in the presence of very large jitter amplitudes.

The jitter attenuator requires a transmission-quality master clock (i.e.,  $\pm 20$ ppm frequency accuracy and low jitter). When enabled in the receive path, the JA can obtain its master clock from the appropriate MCLK pin or the TCLK pin. If the signal on the MCLK pin is toggling, the JA uses the signal on the MCLK pin as its master clock. If the MCLK pin is high, the JA uses the signal on the TCLK pin as its master clock. When enabled in the transmit path,

the JA must take its master clock from the MCLK pin. The clock and data recovery block also uses the selected master clock.

The JA has a loop bandwidth of master\_clock / 2,058,874 (see corner frequencies in <u>Figure 9-1</u>). The JA attenuates jitter at frequencies higher than the loop bandwidth, while allowing jitter (and wander) at lower frequencies to pass through relatively unaffected.



Figure 9-1. Jitter Attenuation/Jitter Transfer

### 10. RESET LOGIC

There are four sources for reset: an internal power-on reset (POR) circuit, the reset pin  $\overline{\text{RST}}$ , the JTAG reset pin  $\overline{\text{JTRST}}$ , and the RST bit in each LIU's global configuration register (GCR). The chip is divided into three zones for reset: the digital logic, the analog circuits, and the JTAG logic. The digital logic includes the status and control registers, the B3ZS/HDB3 encoder and decoder, the PRBS generator and detector, and the LOS detect logic. The analog circuits include clock and data recovery, jitter attenuator, and transmit waveform generation. The JTAG logic consists of the common boundary scan controller and the boundary scan cells at each pin.

The POR circuit resets the digital logic, analog circuits, and JTAG logic zones. The  $\overline{\text{RST}}$  pin resets the digital logic and the analog circuits but not the JTAG logic. The  $\overline{\text{JTRST}}$  pin resets only the JTAG logic. Each LIU's RST register bit resets the digital logic for that LIU, including resetting the LIU's registers to the default state (except for the RST bit).

The POR signal and  $\overline{RST}$  pin require an active master clock source for the LIU to properly reset.

### 11. TRANSFORMERS

PARAMETER	VALUE
Turns Ratio	1:2ct ±2%
Bandwidth 75 $\Omega$	0.250MHz to 500MHz (typ)
Primary Inductance	19μΗ (min)
Leakage Inductance	0.150μH (max)
Interwinding Capacitance	10pF (max)
Isolation Voltage	1500V <sub>RMS</sub> (min)

### Table 11-A. Transformer Characteristics

### Table 11-B. Recommended Transformers

MANUFACTURER	NO. OF TRANSFORMERS	PART	PART TEMP RANGE	
	1	PE-65968	0°C to +70°C	6 SMT LS-1/C
Pulse Engineering	1	PE-65969	0°C to +70°C	6 Thru-Hole LC-1/C
	8	T3049	0°C to +70°C	32 SMT YB/1
Halo Electronics	1	TG07-0206NS	0°C to +70°C	6 SMT SMD/B
Halo Electronics	1	TD07-0206NE	0°C to +70°C	6 DIP DIP/B

Note: Table subject to change. Industrial temperature range and other multiples (dual, quad) are also available. Contact the manufacturers for details at <u>www.pulseeng.com</u> and <u>www.haloelectronics.com</u>.

### 12. JTAG TEST ACCESS PORT AND BOUNDARY SCAN

### 12.1 JTAG Description

The DS315x LIUs support the standard instruction codes SAMPLE/PRELOAD, BYPASS, and EXTEST. Optional public instructions included are HIGHZ, CLAMP, and IDCODE. <u>Figure 12-1</u> features a block diagram. The LIUs contain the following items, which meet the requirements set by the IEEE 1149.1 Standard Test Access Port and Boundary Scan Architecture:

Test Access Port (TAP) TAP Controller Instruction Register Bypass Register Boundary Scan Register Device Identification Register

The TAP has the necessary interface pins, namely JTCLK,  $\overline{\text{JTRST}}$ , JTDI, JTDO, and JTMS. Details on these pins can be found in Section <u>4</u>. Details about the boundary scan architecture and the TAP can be found in IEEE 1149.1-1990, IEEE 1149.1a-1993, and IEEE 1149.1b-1994.





### 12.2 JTAG TAP Controller State Machine Description

This section discusses the operation of the TAP controller state machine. The TAP controller is a finite state machine that responds to the logic level at JTMS on the rising edge of JTCLK. Each of the states denoted in <u>Figure 12-2</u> are described in the following pages.





**Test-Logic-Reset.** Upon device power-up, the TAP controller starts in the Test-Logic-Reset state. The instruction register contains the IDCODE instruction. All system logic on the device operates normally.

**Run-Test-Idle.** Run-Test-Idle is used between scan operations or during specific tests. The instruction and test registers remain idle.

**Select-DR-Scan.** All test registers retain their previous state. With JTMS low, a rising edge of JTCLK moves the controller into the Capture-DR state and initiates a scan sequence. JTMS high moves the controller to the Select-IR-SCAN state.

**Capture-DR.** Data can be parallel loaded into the test data registers selected by the current instruction. If the instruction does not call for a parallel load or the selected register does not allow parallel loads, the test register remains at its current value. On the rising edge of JTCLK, the controller goes to the Shift-DR state if JTMS is low or to the Exit1-DR state if JTMS is high.

**Shift-DR.** The test data register selected by the current instruction is connected between JTDI and JTDO and shifts data one stage toward its serial output on each rising edge of JTCLK. If a test register selected by the current instruction is not placed in the serial path, it maintains its previous state.

**Exit1-DR.** While in this state, a rising edge on JTCLK with JTMS high puts the controller in the Update-DR state, which terminates the scanning process. A rising edge on JTCLK with JTMS low puts the controller in the Pause-DR state.

**Pause-DR.** Shifting of the test registers is halted while in this state. All test registers selected by the current instruction retain their previous state. The controller remains in this state while JTMS is low. A rising edge on JTCLK with JTMS high puts the controller in the Exit2-DR state.

**Exit2-DR.** While in this state, a rising edge on JTCLK with JTMS high puts the controller in the Update-DR state and terminates the scanning process. A rising edge on JTCLK with JTMS low puts the controller in the Shift-DR state.

**Update-DR.** A falling edge on JTCLK while in the Update-DR state latches the data from the shift register path of the test registers into the data output latches. This prevents changes at the parallel output because of changes in the shift register. A rising edge on JTCLK with JTMS low puts the controller in the Run-Test-Idle state. With JTMS high, the controller enters the Select-DR-Scan state.

**Select-IR-Scan.** All test registers retain their previous state. The instruction register remains unchanged during this state. With JTMS low, a rising edge on JTCLK moves the controller into the Capture-IR state and initiates a scan sequence for the instruction register. JTMS high during a rising edge on JTCLK puts the controller back into the Test-Logic-Reset state.

**Capture-IR.** The Capture-IR state is used to load the shift register in the instruction register with a fixed value. This value is loaded on the rising edge of JTCLK. If JTMS is high on the rising edge of JTCLK, the controller enters the Exit1-IR state. If JTMS is low on the rising edge of JTCLK, the controller enters the Shift-IR state.

**Shift-IR.** In this state, the instruction register's shift register is connected between JTDI and JTDO and shifts data one stage for every rising edge of JTCLK toward the serial output. The parallel register and the test registers remain at their previous states. A rising edge on JTCLK with JTMS high moves the controller to the Exit1-IR state. A rising edge on JTCLK with JTMS low keeps the controller in the Shift-IR state, while moving data one stage through the instruction shift register.

**Exit1-IR.** A rising edge on JTCLK with JTMS low puts the controller in the Pause-IR state. If JTMS is high on the rising edge of JTCLK, the controller enters the Update-IR state and terminates the scanning process.

**Pause-IR.** Shifting of the instruction register is halted temporarily. With JTMS high, a rising edge on JTCLK puts the controller in the Exit2-IR state. The controller remains in the Pause-IR state if JTMS is low during a rising edge on JTCLK.

**Exit2-IR.** A rising edge on JTCLK with JTMS high puts the controller in the Update-IR state. The controller loops back to the Shift-IR state if JTMS is low during a rising edge of JTCLK in this state.

**Update-IR.** The instruction shifted into the instruction shift register is latched into the parallel output on the falling edge of JTCLK as the controller enters this state. Once latched, this instruction becomes the current instruction. A rising edge on JTCLK with JTMS low puts the controller in the Run-Test-Idle state. With JTMS high, the controller enters the Select-DR-Scan state.

### 12.3 JTAG Instruction Register and Instructions

The instruction register contains a shift register as well as a latched parallel output and is 3 bits in length. When the TAP controller enters the Shift-IR state, the instruction shift register is connected between JTDI and JTDO. While in the Shift-IR state, a rising edge on JTCLK with JTMS low shifts data one stage toward the serial output at JTDO. A rising edge on JTCLK in the Exit1-IR state or the Exit2-IR state with JTMS high moves the controller to the Update-IR state. The falling edge of that same JTCLK latches the data in the instruction shift register to the instruction parallel output. Table 12-A shows the instructions supported by the DS315x and their respective operational binary codes.

INSTRUCTIONS	SELECTED REGISTER	INSTRUCTION CODES		
SAMPLE/PRELOAD	Boundary Scan	010		
BYPASS	Bypass	111		
EXTEST	Boundary Scan	000		
CLAMP	Bypass	011		
HIGHZ	Bypass	100		
IDCODE	Device Identification	001		

### Table 12-A. JTAG Instruction Codes

**SAMPLE/PRELOAD.** SAMPLE/RELOAD is a mandatory instruction for the IEEE 1149.1 specification. This instruction supports two functions. The digital I/Os of the device can be sampled at the boundary scan register without interfering with the device's normal operation by using the Capture-DR state. SAMPLE/PRELOAD also allows the DS315x to shift data into the boundary scan register through JTDI using the Shift-DR state.

**EXTEST.** EXTEST allows testing of the interconnections to the device. When the EXTEST instruction is latched in the instruction register, the following actions occur. Once enabled through the Update-IR state, the parallel outputs of the digital output pins are driven. The boundary scan register is connected between JTDI and JTDO. The Capture-DR samples all digital inputs into the boundary scan register.

**BYPASS.** When the BYPASS instruction is latched into the parallel instruction register, JTDI connects to JTDO through the 1-bit bypass test register. This allows data to pass from JTDI to JTDO without affecting the device's normal operation.

**IDCODE.** When the IDCODE instruction is latched into the parallel instruction register, the identification test register is selected. The device identification code is loaded into the identification register on the rising edge of JTCLK, following entry into the Capture-DR state. Shift-DR can be used to shift the identification code out serially through JTDO. During Test-Logic-Reset, the identification code is forced into the instruction register's parallel output.

**HIGHZ.** All digital outputs are placed into a high-impedance state. The bypass register is connected between JTDI and JTDO.

**CLAMP.** All digital output pins output data from the boundary scan parallel output while connecting the bypass register between JTDI and JTDO. The outputs do not change during the CLAMP instruction.

PART	REVISION	DEVICE CODE	MANUFACTURER CODE	REQUIRED
DS3154	Consult factory	000000000110011	00010100001	1
DS3153	Consult factory	000000000110010	00010100001	1
DS3152	Consult factory	000000000110000	00010100001	1
DS3151	Consult factory	000000000100000	00010100001	1

#### Table 12-B. JTAG ID Code

#### 12.4 JTAG Test Registers

IEEE 1149.1 requires a minimum of two test registers—the bypass register and the boundary scan register. An optional test register, the identification register, has been included in the device design. It is used with the IDCODE instruction and the Test-Logic-Reset state of the TAP controller.

**Bypass Register.** This single 1-bit shift register, used with the BYPASS, CLAMP, and HIGHZ instructions, provides a short path between JTDI and JTDO.

**Boundary Scan Register.** This register contains a shift register path and a latched parallel output for control cells and digital I/O cells. DS315x BSDL files are available at <u>www.maxim-ic.com/TechSupport/telecom/bsdl.htm</u>.

**Identification Register.** This register contains a 32-bit shift register and a 32-bit latched parallel output. It is selected during the IDCODE instruction and when the TAP controller is in the Test-Logic-Reset state.
# 13. ELECTRICAL CHARACTERISTICS

# **ABSOLUTE MAXIMUM RATINGS**

Voltage Range on Any Lead with Respect to  $V_{SS}$  (except  $V_{DD}$ ) Supply Voltage Range ( $V_{DD}$ ) with Respect to  $V_{SS}$ Ambient Operating Temperature Range Junction Operating Temperature Range Storage Temperature Range Soldering Temperature -0.3V to +5.5V -0.3V to +3.63V -40°C to +85°C -40°C to +125°C -55°C to +125°C See IPC/JEDEC J-STD-020A Specification

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to the absolute maximum rating conditions for extended periods may affect device reliability. Ambient operating temperature range when device is mounted on a four-layer JEDEC test board with no airflow.

Note: The typical values listed in Tables 13-A through 13-I are not production tested.

#### Table 13-A. Recommended DC Operating Conditions

 $(T_A = -40^{\circ}C \text{ to } +85^{\circ}C)$ 

PARAMETER	SYMBOL	CONDITIONS	MIN	ΤΥΡ	MAX	UNITS
Logic 1	V <sub>IH</sub>		2.0		5.5	V
Logic 0	V <sub>IL</sub>		-0.3		+0.8	V
Supply Voltage	V <sub>DD</sub>		3.135	3.3	3.465	V

#### Table 13-B. DC Characteristics

 $(V_{DD} = 3.3V \pm 5\%, T_A = -40^{\circ}C \text{ to } +85^{\circ}C.)$ 

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
		DS3151		75	100	
Supply Current (Note 1)	I <sub>DD</sub>	DS3152		150	200	mA
	<b>I</b> DD	DS3153		225	300	
		DS3154		300	400	
		DS3151		65	80	
Supply Current, Transmitters Tri-Stated	I	DS3152		120	150	mA
(All TTSn Low) (Note 2)	IDDTTS	DS3153		180	225	
		DS3154		240	300	
Power-Down Current (All TPD, RPD Control Bits High)	I <sub>DDPD</sub>	DS315x (Note 2)		55	70	mA
Lead Capacitance	C <sub>IO</sub>			7		pF
Input Leakage	I <sub>IL</sub>	(Note 3)	-50		+10	μA
Output Leakage (when High-Z)	I <sub>LO</sub>	(Note 3)	-10		+10	μA
Output Voltage (I <sub>O</sub> = -4.0mA)	V <sub>OH</sub>		2.4		$V_{\text{DD}}$	V
Output Voltage ( $I_0 = +4.0$ mA)	V <sub>OL</sub>		0		0.4	V

Note 1: TCLKn = STMCLK = 51.84MHz; TXPn/TXNn driving all ones into 75Ω resistive loads; analog loopback enabled; all other inputs at V<sub>DD</sub> or grounded; all other outputs open.

Note 2: TCLKn = STMCLK = 51.84MHz; other inputs at  $V_{DD}$  or grounded; digital outputs left open circuited.

Note 3:  $0V < V_{IN} < V_{DD}$ .

## Table 13-C. Framer Interface Timing

$(V_{1}) = 0.00 \pm 0.00$ , $I_A = -40 + 0.00 + 0.00 + 0.000$ , $(I_1 + 0.000)$ , $(I_1 + 0.000)$ , $(I_1 + 0.000)$	$(V_{DD} = 3.3V \pm 5\%)$	$T_{A} = -40^{\circ}C \text{ to } +85^{\circ}C.$	(Figure 13-1 and Figure 13-2)
---	---------------------------	--	-------------------------------

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
		(Note 4)		22.4		
RCLK/TCLK Clock Period	t1	(Note 5)		29.1		ns
		(Note 6)		19.3		
RCLK Duty Cycle	t2/t1, t3/t1	(Notes 7, 8)	45	50	55	%
TCLK Duty Cycle	t2/t1, t3/t1	(Note 8)	30		70	%
MCLK Duty Cycle	t2/t1, t3/t1	(Note 8)	30		70	%
TPOS/TDAT, TNEG to TCLK Setup Time	t4	(Notes 8, 9)	2			ns
TPOS/TDAT, TNEG Hold Time	t5	(Notes 8, 9)	2			ns
RCLK to RPOS/RDAT, RNEG/RLCV, and PRBS Value Change	t6	(Notes 7, 8, 10)	2		6	ns
RCLK Rise and Fall Time	t7	(Notes 8, 11)		5		ns
TCLK Rise and Fall Time	t8	(Notes 8, 12)			5	ns

Note 4: DS3 mode.

Note 5: E3 mode.

Note 6: STS-1 mode.

Note 7: Outputs loaded with 25pF, measured at 50% threshold.

Note 8: Not tested during production test.

Note 9: When TCINV = 0, TPOS/TDAT and TNEG are sampled on the rising edge of TCLK. When TCINV = 1, TPOS/TDAT and TNEG are sampled on the falling edge of TCLK.

Note 10: When RCINV = 0, RPOS/RDAT and RNEG/RLCV are updated on the falling edge of RCLK. When RCINV = 1, RPOS/RDAT and RNEG/RLCV are updated on the rising edge of RCLK.

Note 11: Outputs loaded with 25pF, measured between  $V_{OL}$  (max) and  $V_{OH}$  (min).

Note 12: Measured between  $V_{IL}$  (max) and  $V_{IH}$  (min).

### Figure 13-1. Transmitter Framer Interface Timing Diagram





#### Figure 13-2. Receiver Framer Interface Timing Diagram

#### Table 13-D. Receiver Input Characteristics—DS3 and STS-1 Modes

PARAMETER	MIN	TYP	MAX	UNITS
Receive Sensitivity (Length of Cable)	900	1200		ft
Signal-to-Noise Ratio, Interfering Signal Test (Notes 13, 14)		10		
Input Pulse Amplitude, RMON = 0 (Notes 14, 15)			1000	mVpk
Input Pulse Amplitude, RMON = 1 (Note 14, 15)			200	mVpk
Analog LOS Declare, RMON = 0 (Note 16)		-24		dB
Analog LOS Clear, RMON = 0 (Note 16)		-21		dB
Analog LOS Declare, RMON = 1 (Note 16)		-38		dB
Analog LOS Clear, RMON = 1 (Note 16)		-35		dB
Intrinsic Jitter Generation (Note 14)		0.03		UI <sub>P-P</sub>

#### Table 13-E. Receiver Input Characteristics—E3 Mode

 $(V_{DD} = 3.3V \pm 5\%, T_A = -40^{\circ}C \text{ to } +85^{\circ}C.)$ 

PARAMETER	MIN	TYP	MAX	UNITS
Receive Sensitivity (Length of Cable)	900	1200		ft
Signal-to-Noise Ratio, Interfering Signal Test (Notes 13, 14)		12		
Input Pulse Amplitude, RMON = 0 (Notes 14, 15)			1300	mVpk
Input Pulse Amplitude, RMON = 1 (Notes 14, 15)			260	mVpk
Analog LOS Declare, RMON = 0 (Note 16)		-24		dB
Analog LOS Clear, RMON = 0 (Note 16)		-21		dB
Analog LOS Declare, RMON = 1 (Note 16)		-38		dB
Analog LOS Clear, RMON = 1 (Note 16)		-35		dB
Intrinsic Jitter Generation (Note 14)		0.03		UI <sub>P-P</sub>

Note 13: An interfering signal (2<sup>15</sup> - 1 PRBS for DS3/STS-1, 2<sup>23</sup> - 1 PRBS for E3, B3ZS/HDB3 encoded, compliant waveshape, nominal bit rate) is added to the wanted signal. The combined signal is passed through 0 to 900ft of coaxial cable and presented to the DS3154 receiver. This spec indicates the lowest signal-to-noise ratio that results in a bit error ratio <10<sup>-9</sup>.

Note 14: Not tested during production test.

Note 15: Measured on the line side (i.e., the BNC connector side) of the 1:2 receive transformer (Figure 1-1). During measurement, incoming data traffic is unframed 2<sup>15</sup> - 1 PRBS for DS3/STS-1 and unframed 2<sup>23</sup> - 1 PRBS for E3.

Note 16: With respect to nominal 800mVpk signal for DS3/STS-1 and nominal 1000mVpk signal for E3.

### Table 13-F. Transmitter Output Characteristics—DS3 and STS-1 Modes

 $(V_{DD} = 3.3V \pm 5\%, T_A = -40^{\circ}C \text{ to } +85^{\circ}C.)$ 

PARAMETER	MIN	TYP	MAX	UNITS
DS3 Output Pulse Amplitude, TLBO = 0 (Note 17)	700	800	900	mVpk
DS3 Output Pulse Amplitude, TLBO = 1 (Note 17)	520	700	800	mVpk
STS-1 Output Pulse Amplitude, TLBO = 0 (Note 17)	700	800	1100	mVpk
STS-1 Output Pulse Amplitude, TLBO = 1 (Note 17)	520	700	850	mVpk
Ratio of Positive and Negative Pulse-Peak Amplitudes	0.9		1.1	
DS3 Unframed All-Ones Power Level at 22.368MHz, 3kHz Bandwidth	-1.8		+5.7	dBm
DS3 Unframed All-Ones Power Level at 44.736MHz vs. Power Level at 22.368MHz, 3kHz Bandwidth			-20	dB
Intrinsic Jitter Generation (Note 18)		0.02	0.05	$UI_{P}$

### Table 13-G. Transmitter Output Characteristics—E3 Mode

 $(V_{DD} = 3.3V \pm 5\%, T_A = -40^{\circ}C \text{ to } +85^{\circ}C.)$ 

PARAMETER	MIN	TYP	MAX	UNITS
Output Pulse Amplitude (Note 17)	900	1000	1100	mVpk
Pulse Width		14.55		ns
Ratio of Positive and Negative Pulse Amplitudes (at Centers of Pulses)	0.95		1.05	
Ratio of Positive and Negative Pulse Widths (at Nominal Half Amplitude)	0.95		1.05	
Intrinsic Jitter Generation (Note 18)		0.02	0.05	$UI_{P}$

Note 17: Measured on the line side (i.e., the BNC connector side) of the 2:1 transmit transformer (Figure 1-1).

Note 18: Measured with jitter-free clock applied to TCLK and a bandpass jitter filter with 10Hz and 800kHz cutoff frequencies. Not tested during production test.

### Table 13-H. CPU Bus Timing

 $(V_{DD} = 3.3V \pm 5\%, T_A = -40^{\circ}C \text{ to } +85^{\circ}C.)$  (Figure 13-3 and Figure 13-4)

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS
Setup Time for A[5:0] Valid to $\overline{CS}$ Active (Notes 19, 20)	t1	0			ns
Setup Time for $\overline{CS}$ Active to $\overline{RD}$ , $\overline{WR}$ , or $\overline{DS}$ Active	t2	0			ns
Delay Time from $\overline{RD}$ or $\overline{DS}$ Active to D[7:0] Valid	t3			65	ns
Hold Time from $\overline{RD}$ or $\overline{WR}$ or $\overline{DS}$ Inactive to $\overline{CS}$ Inactive	t4	0			ns
Delay from $\overline{CS}$ or $\overline{RD}$ or $\overline{DS}$ Inactive to D[7:0] Invalid or Tri-State (Note 21)	t5	2		20	ns
Wait Time from $\overline{WR}$ or $\overline{DS}$ Active to Latch D[7:0]	t6	65			ns
D[7:0] Setup Time to $\overline{WR}$ or $\overline{DS}$ Inactive	t7	10			ns
D[7:0] Hold Time from $\overline{WR}$ or $\overline{DS}$ Inactive	t8	2			ns
A[5:0] Hold Time from $\overline{WR}$ or $\overline{RD}$ or $\overline{DS}$ Inactive	t9	5			ns
RD, WR, or DS Inactive Time	t10	75			ns
Muxed Address Valid to ALE Falling (Note 22)	t11	10			ns
Muxed Address Hold Time (Note 22)	t12	10			ns
ALE Pulse Width (Note 22)	t13	30			ns
Setup Time for ALE High or Muxed Address Valid to $\overline{\text{CS}}$ Active (Note 22)	t14	0			ns

Note 19: D[7:0] loaded with 50pF when tested as outputs.

Note 21: Not tested during production test.

Note 22: In nonmultiplexed bus applications (Figure 13-3), ALE should be wired high. In multiplexed bus applications (Figure 13-4), A[5:0] should be wired to D[5:0] and the falling edge of ALE latches the address.

Note 20: If a gapped clock is applied on TCLK and diagnostic loopback is enabled, read cycle time must be extended by the length of the largest TCLK gap.

























## Table 13-I. JTAG Interface Timing

 $(V_{DD} = 3.3V \pm 5\%, T_A = -40^{\circ}C \text{ to } +85^{\circ}C.)$  (Figure 13-5)

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS
JTCLK Clock Period	t1		1000		ns
JTCLK Clock High/Low Time (Note 23)	t2/t3	50	500		ns
JTCLK to JTDI, JTMS Setup Time	t4	50			ns
JTCLK to JTDI, JTMS Hold Time	t5	50			ns
JTCLK to JTDO Delay	t6	2		50	ns
JTCLK to JTDO High-Z Delay (Note 24)	t7	2		50	ns
JTRST Width Low Time	t8	100			ns

Note 23: Clock can be stopped high or low. Note 24: Not tested during production test.

### Figure 13-5. JTAG Timing Diagram



# 14. PIN ASSIGNMENTS

<u>Table 14-A</u> lists pin assignments sorted by signal name. <u>Table 14-B</u> lists pin assignments sorted by pin number. DS3154 has all four LIUs. DS3153 has only LIUs 1, 2, and 3. DS3152 has only LIUs 1 and 2. DS3151 has only LIU 1. <u>Figure 14-1</u> through <u>Figure 14-8</u> show pinouts for the four devices in both hardware and CPU bus modes.

NAME	HARDWARE	CPU BUS		F	PIN			
	MODE	MODE	LIU 1	LIU 2	LIU 3	LIU 4		
A[0]	N	Y			K6			
A[1]	N	Y			L6			
A[2]	N	Y			K7			
A[3]	N	Y	L7					
A[4]	N	Y		l	K8			
A[5]	N	Y	L8					
ALE	N	Y			C7			
CS	N	Y		l	B7			
D[0]	N	Y			E3			
D[1]	N	Y			F2			
D[2]	N	Y			F3			
D[3]	N	Y		(	G2			
D[4]	N	Y		(	G3			
D[5]	N	Y			H2			
D[6]	N	Y			H3			
D[7]	N	Y		·	J3			
E3MCLK	Y	Y		E	12			
E3Mn	Y	Ν	F3	G10	C7	K6		
HIZ	Y	Y			J8			
HW	Y	Y			E9			
ĪNT	N	Y		(	C5			
JTCLK	Y	Y			E4			
JTDI	Y	Y		I	H4			
JTDO	Y	Y			J4			
JTMS	Y	Y		I	D5			
JTRST	Y	Y			D4			
LLBn	Y	Ν	B5	L8	E11	H2		
MOT	N	Y		(	C6			
PRBSn	Y	Y	B1	L12	A11	M2		
RBIN	Y	Ν			D9			
RCINV	Y	Ν	J9					
RCLKn	Y	Y	C1	K12	A10	M3		
RD	N	Y			B6	·		
RJAn	Y	Ν	B4	L9	D11	J2		
RLBn	Y	Ν	C5	K8	E10	H3		
RLOSn	Y	Y	A1	M12	A12	M1		

#### Table 14-A. Pin Assignments Sorted by Signal Name

 Table 14-A. Pin Assignments Sorted by Signal Name (continued)

	HARDWARE	CPU		P	PIN			
NAME	MODE	MODE	LIU 1	LIU 2	LIU 3	LIU 4		
RNEGn	Y	Y	C3	K10	C10	K3		
RPOSn	Y	Y	C2	K11	B10	L3		
RST	Y	Y		ŀ				
RTSn	Y	Y	B2	L11	B11	L2		
RXNn	Y	Y	A2	M11	B12	L1		
RXPn	Y	Y	A3	M10	C12	K1		
STMCLK	Y	Y		N	<b>/</b> 18			
STSn	Y	N	F2	G11	B7	L6		
T3MCLK	Y	Y			45			
TBIN	Y	N		[	08			
TCINV	Y	N	Н9					
TCLKn	Y	Y	E1	H12	A8	M5		
TDMn	Y	Y	D3	J10	C9	K4		
TDSAn	Y	N	G2	F11	B6	L7		
TDSBn	Y	N	G3	F10	C6	K7		
TEST	Y	Y			J5			
TJAn	Y	N	C4	K9	D10	J3		
TLBOn	Y	N	E3	H10	C8	K5		
TNEGn	Y	Y	D2	J11	B9	L4		
TPOSn	Y	Y	D1	J12	A9	M4		
TTSn	Y	Y	E2	H11	B8	L5		
TXNn	Y	Y	G1	F12	A6	M7		
TXPn	Y	Y	F1	G12	A7	M6		
$V_{DD}$	Y	Y	D6, E5, E6, F4, F5, F6, G7, G8, G9, H7, H8, J7					
V <sub>SS</sub>	Y	Y	D7,	E7, E8, F7, F8, F9	, G4, G5, G6, H5,	H6, J6		
WR	N	Y		E	35			

	DS31	-	DS31		DS31	52	DS31	51
PIN	HARDWARE	CPU BUS						
	MODE							
A1	RLOS1							
A2	RXN1							
A3	RXP1							
A4	RMON1	N.C.	RMON1	N.C.	RMON1	N.C.	RMON1	N.C.
A5	T3MCLK							
A6	TXN3	TXN3	TXN3	TXN3	N.C.	N.C.	N.C.	N.C.
A7	TXP3	TXP3	TXP3	TXP3	N.C.	N.C.	N.C.	N.C.
A8	TCLK3	TCLK3	TCLK3	TCLK3	N.C.	N.C.	N.C.	N.C.
A9	TPOS3	TPOS3	TPOS3	TPOS3	N.C.	N.C.	N.C.	N.C.
A10	RCLK3	RCLK3	RCLK3	RCLK3	N.C.	N.C.	N.C.	N.C.
A11	PRBS3	PRBS3	PRBS3	PRBS3	N.C.	N.C.	N.C.	N.C.
A12	RLOS3	RLOS3	RLOS3	RLOS3	N.C.	N.C.	N.C.	N.C.
B1	PRBS1							
B2	RTS1							
B3	N.C.							
B4	RJA1	N.C.	RJA1	N.C.	RJA1	N.C.	RJA1	N.C.
B5	LLB1	WR	LLB1	WR	LLB1	WR	LLB1	WR
B6	TDSA3	RD	TDSA3	RD	N.C.	RD	N.C.	RD
B7	STS3	CS	STS3	CS	N.C.	CS	N.C.	CS
B8	TTS3	TTS3	TTS3	TTS3	N.C.	N.C.	N.C.	N.C.
B9	TNEG3	TNEG3	TNEG3	TNEG3	N.C.	N.C.	N.C.	N.C.
B10	RPOS3	RPOS3	RPOS3	RPOS3	N.C.	N.C.	N.C.	N.C.
B11	RTS3	RTS3	RTS3	RTS3	N.C.	N.C.	N.C.	N.C.
B12	RXN3	RXN3	RXN3	RXN3	N.C.	N.C.	N.C.	N.C.
C1	RCLK1							
C2	RPOS1							
C3	RNEG1							
C4	TJA1	N.C.	TJA1	N.C.	TJA1	N.C.	TJA1	N.C.
C5	RLB1	INT	RLB1	INT	RLB1	INT	RLB1	INT
C6	TDSB3	MOT	TDSB3	MOT	N.C.	MOT	N.C.	MOT
C7 C8	E3M3 TLBO3	ALE N.C.	E3M3 TLBO3	ALE N.C.	N.C. N.C.	ALE N.C.	N.C. N.C.	ALE N.C.
C8 C9	TDM3	TDM3	TDM3	TDM3	N.C.	N.C.	N.C.	N.C.
C10	RNEG3	RNEG3	RNEG3	RNEG3	N.C.	N.C.	N.C.	N.C.
C10 C11	N.C.							
C11 C12	RXP3	RXP3	RXP3	RXP3	N.C.	N.C.	N.C.	N.C.
D1	TPOS1							
D1 D2	TNEG1							
D3	TDM1							
D3	JTRST							
D4 D5	JTMS							
D6	V <sub>DD</sub>							
D7	V <sub>SS</sub>	VBB	Vss	VBB	Vss	VBB	Vss	VBB
D8	TBIN	N.C.	TBIN	N.C.	TBIN	N.C.	TBIN	N.C.
D9	RBIN	N.C.	RBIN	N.C.	RBIN	N.C.	RBIN	N.C.
D10	TJA3	N.C.	TJA3	N.C.	N.C.	N.C.	N.C.	N.C.
D11	RJA3	N.C.	RJA3	N.C.	N.C.	N.C.	N.C.	N.C.
D12	RMON3	N.C.	RMON3	N.C.	N.C.	N.C.	N.C.	N.C.
E1	TCLK1							
E2	TTS1							
E3	TLBO1	D0	TLBO1	D0	TLBO1	D0	TLBO1	D0
E4	JTCLK							
E5	V <sub>DD</sub>							
E6	V <sub>DD</sub>							
E7	V <sub>SS</sub>							
E8	V <sub>SS</sub>							
E9	HW							

Table 14-B. Pin Assignments Sorted by Pin Number

	DS31	54	DS31	53	DS31	52	DS31	51
PIN	HARDWARE MODE	CPU BUS MODE						
E10	RLB3	N.C.	RLB3	N.C.	N.C.	N.C.	N.C.	N.C.
E11	LLB3	N.C.	LLB3	N.C.	N.C.	N.C.	N.C.	N.C.
E12	E3MCLK							
F1	TXP1							
F2	STS1	D1	STS1	D1	STS1	D1	STS1	D1
F3	E3M1	D2	E3M1	D2	E3M1	D2	E3M1	D2
F4	$V_{DD}$	V <sub>DD</sub>						
F5	V <sub>DD</sub>							
F6	V <sub>DD</sub>							
F7	V <sub>SS</sub>							
F8	V <sub>SS</sub>							
F9	V <sub>SS</sub>							
F10	TDSB2	N.C.	TDSB2	N.C.	TDSB2	N.C.	N.C.	N.C.
F11	TDSA2	N.C.	TDSA2	N.C.	TDSA2	N.C.	N.C.	N.C.
F12	TXN2	TXN2	TXN2	TXN2	TXN2	TXN2	N.C.	N.C.
G1	TXN1							
G2	TDSA1	D3	TDSA1	D3	TDSA1	D3	TDSA1	D3
G3	TDSB1	D4	TDSB1	D4	TDSB1	D4	TDSB1	D4
G4	V <sub>SS</sub>	Vss	V <sub>SS</sub>					
G5	V <sub>SS</sub>	Vss	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	Vss	V <sub>SS</sub>	V <sub>SS</sub>
G6	V <sub>SS</sub>	Vss	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	Vss	V <sub>SS</sub>	V <sub>SS</sub>
G7	V <sub>DD</sub>							
G8	V <sub>DD</sub>							
G9	V <sub>DD</sub>							
G10	E3M2	N.C.	E3M2	N.C.	E3M2	N.C.	N.C.	N.C.
G11	STS2	N.C.	STS2	N.C.	STS2	N.C.	N.C.	N.C.
G12	TXP2	TXP2	TXP2	TXP2	TXP2	TXP2	N.C.	N.C.
H1	RST							
H2	LLB4	D5	N.C.	D5	N.C.	D5	N.C.	D5
<u>H3</u>	RLB4	D6	N.C.	D6	N.C.	D6	N.C.	D6
H4	JTDI							
H5	V <sub>SS</sub>							
H6	Vss	V <sub>SS</sub>	Vss	Vss	V <sub>SS</sub>	Vss	V <sub>SS</sub>	V <sub>SS</sub>
H7	V <sub>DD</sub>							
H8		V <sub>DD</sub>		V <sub>DD</sub>		V <sub>DD</sub>		V <sub>DD</sub>
<u>H9</u>	TCINV	N.C.		N.C.	TCINV	N.C.	TCINV	N.C.
H10	TLBO2	N.C.	TLBO2	N.C.	TLBO2	N.C.	N.C.	N.C.
<u>H11</u>	TTS2	TTS2	TTS2	TTS2	TTS2	TTS2	N.C.	N.C.
H12	TCLK2	TCLK2	TCLK2	TCLK2	TCLK2	TCLK2	N.C.	N.C.
J1	RMON4	N.C.						
J2	RJA4	N.C.						
J3	TJA4	D7	N.C.	D7	N.C.	D7	N.C.	D7
J4								
J5	TEST							
J6 J7	V <sub>SS</sub>							
	V <sub>DD</sub> HIZ							
					RCINV			
J9 J10				N.C TDM2		N.C TDM2	RCINV N.C.	N.C
	TDM2 TNEG2	TDM2 TNEG2	TDM2 TNEG2	TDM2	TDM2 TNEG2	TDM2 TNEG2	N.C.	N.C. N.C.
J11 J12	TPOS2	TPOS2	TPOS2	TPOS2	TPOS2	TPOS2	N.C.	N.C.
 K1	RXP4	RXP4	N.C.	N.C.	N.C.	N.C.	N.C.	N.C.
K1 K2	N.C.							
K2 K3	RNEG4	RNEG4	N.C.	N.C.	N.C.	N.C.	N.C.	N.C.
	TDM4							
K4		TDM4	N.C.	N.C.	N.C.	N.C.	N.C.	N.C.
K5	TLBO4	N.C.						
K6	E3M4	A0	N.C.	A0	N.C.	A0	N.C.	A0
K7	TDSB4	A2	N.C.	A2	N.C.	A2	N.C.	A2
K8	RLB2	A4	RLB2	A4	RLB2	A4	N.C.	N.C.

### DS3151/DS3152/DS3153/DS3154 Single/Dual/Triple/Quad DS3/E3/STS-1 LIUs

	DS31	54	DS31	53	DS31	52	DS31	51
PIN	HARDWARE	CPU BUS						
	MODE	MODE	MODE	MODE	MODE	MODE	MODE	MODE
K9	TJA2	N.C.	TJA2	N.C.	TJA2	N.C.	N.C.	N.C.
K10	RNEG2	RNEG2	RNEG2	RNEG2	RNEG2	RNEG2	N.C.	N.C.
K11	RPOS2	RPOS2	RPOS2	RPOS2	RPOS2	RPOS2	N.C.	N.C.
K12	RCLK2	RCLK2	RCLK2	RCLK2	RCLK2	RCLK2	N.C.	N.C.
L1	RXN4	RXN4	N.C.	N.C.	N.C.	N.C.	N.C.	N.C.
L2	RTS4	RTS4	N.C.	N.C.	N.C.	N.C.	N.C.	N.C.
L3	RPOS4	RPOS4	N.C.	N.C.	N.C.	N.C.	N.C.	N.C.
L4	TNEG4	TNEG4	N.C.	N.C.	N.C.	N.C.	N.C.	N.C.
L5	TTS4	TTS4	N.C.	N.C.	N.C.	N.C.	N.C.	N.C.
L6	STS4	A1	N.C.	A1	N.C.	A1	N.C.	A1
L7	TDSA4	A3	N.C.	A3	N.C.	A3	N.C.	A3
L8	LLB2	A5	LLB2	A5	LLB2	N.C.	N.C.	N.C.
L9	RJA2	N.C.	RJA2	N.C.	RJA2	N.C.	N.C.	N.C.
L10	N.C.	N.C.	N.C.	N.C.	N.C.	N.C.	N.C.	N.C.
L11	RTS2	RTS2	RTS2	RTS2	RTS2	RTS2	N.C.	N.C.
L12	PRBS2	PRBS2	PRBS2	PRBS2	PRBS2	PRBS2	N.C.	N.C.
M1	RLOS4	RLOS4	N.C.	N.C.	N.C.	N.C.	N.C.	N.C.
M2	PRBS4	PRBS4	N.C.	N.C.	N.C.	N.C.	N.C.	N.C.
M3	RCLK4	RCLK4	N.C.	N.C.	N.C.	N.C.	N.C.	N.C.
M4	TPOS4	TPOS4	N.C.	N.C.	N.C.	N.C.	N.C.	N.C.
M5	TCLK4	TCLK4	N.C.	N.C.	N.C.	N.C.	N.C.	N.C.
M6	TXP4	TXP4	N.C.	N.C.	N.C.	N.C.	N.C.	N.C.
M7	TXN4	TXN4	N.C.	N.C.	N.C.	N.C.	N.C.	N.C.
M8	STMCLK	STMCLK	STMCLK	STMCLK	STMCLK	STMCLK	STMCLK	STMCLK
M9	RMON2	N.C.	RMON2	N.C.	RMON2	N.C.	N.C.	N.C.
M10	RXP2	RXP2	RXP2	RXP2	RXP2	RXP2	N.C.	N.C.
M11	RXN2	RXN2	RXN2	RXN2	RXN2	RXN2	N.C.	N.C.
M12	RLOS2	RLOS2	RLOS2	RLOS2	RLOS2	RLOS2	N.C.	N.C.

-						0					
A1	A2	A3	A4	A5	A6	A7	A8	A9	A10	A11	A12
RLOS1	RXN1	RXP1	RMON1	<b>T3MCLK</b>	N.C.	N.C.	N.C.	N.C.	N.C.	N.C.	N.C.
B1	B2	B3	B4	B5	B6	B7	B8	B9	B10	B11	B12
PRBS1	RTS1	N.C.	RJA1	LLB1	N.C.	N.C.	N.C.	N.C.	N.C.	N.C.	N.C.
C1	C2	C3	C4	C5	C6	C7	C8	C9	C10	C11	C12
RCLK1	RPOS1	RNEG1	TJA1	RLB1	N.C.	N.C.	N.C.	N.C.	N.C.	N.C.	N.C.
D1	D2	D3	D4	D5	D6	D7	D8	D9	D10	D11	D12
TPOS1	TNEG1	TDM1	JTRST	JTMS	V <sub>DD</sub>	V <sub>SS</sub>	TBIN	RBIN	N.C.	N.C.	N.C.
E1	E2	E3	E4	E5	E6	E7	E8	E9	E10	E11	E12
TCLK1	TTS1	TLBO1	JTCLK	V <sub>DD</sub>	V <sub>DD</sub>	V <sub>SS</sub> F7	V <sub>SS</sub>	HW	N.C.	N.C.	E3MCLK
F1	F2	F3	F4	F5	F6	F7	F8	F9	F10	F11	F12
TXP1	STS1	E3M1	V <sub>DD</sub>	V <sub>DD</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	N.C.	N.C.	N.C.
G1	G2	G3	G4	G5	G6	G7	G8	G9	G10	G11	G12
TXN1	TDSA1	TDSB1	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DD</sub>	V <sub>DD</sub>	N.C.	N.C.	N.C.
H1	H2	H3	H4	H5	H6	H7	H8	H9	H10	H11	H12
RST	N.C.	N.C.	JTDI	V <sub>SS</sub>	V <sub>ss</sub> J6	V <sub>DD</sub>	V <sub>DD</sub>	TCINV	N.C.	N.C.	N.C.
J1	J2	J3	J4	J5	J6	J7	J8	J9	J10	J11	J12
N.C.	N.C.	N.C.	JTDO	TEST	V <sub>SS</sub>	V <sub>DD</sub>	HIZ	RCINV	N.C.	N.C.	N.C.
K1	K2	K3	K4	K5	K6	K7	K8	K9	K10	K11	K12
N.C.	N.C.	N.C.	N.C.	N.C.	N.C.	N.C. L7	N.C.	N.C.	N.C.	N.C.	N.C.
L1	L2	L3	L4	L5	L6	L7	L8	L9	L10	L11	L12
N.C.	N.C.	N.C.	N.C.	N.C.	N.C.	N.C.	N.C.	N.C.	N.C.	N.C.	N.C.
M1	M2	M3	M4	M5	M6	M7	M8	M9	M10	M11	M12
N.C.	N.C.	N.C.	N.C.	N.C.	N.C.	N.C.	STMCLK	N.C.	N.C.	N.C.	N.C.

High-Speed Analog

High-Speed Digital

Low-Speed Digital

 $V_{DD}$  $V_{SS}$ 

v ss

A2	A3	A4	A5	A6	A7	A8	A9	A10	A11	A12			
RXN1	RXP1	N.C.	T3MCLK	N.C.	N.C.	N.C.	N.C.	N.C.	N.C.	N.C.			
B2	B3	B4	B5	B6	B7	B8	B9	B10	B11	B12			
RTS1	N.C.	N.C.	WR	RD	$\overline{\text{CS}}$	N.C.	N.C.	N.C.	N.C.	N.C.			
C2	C3	C4	C5	C6	C7	C8	C9	C10	C11	C12			
RPOS1	RNEG1	N.C.	INT	МОТ	ALE	N.C.	N.C.	N.C.	N.C.	N.C.			
D2	D3	D4	D5	D6	D7	D8	D9	D10	D11	D12			
TNEG1	TDM1	JTRST	JTMS	V <sub>DD</sub>	V <sub>SS</sub>	N.C.	N.C.	N.C.	N.C.	N.C.			
E2	E3	E4	E5	E6	E7	E8	E9	E10	E11	E12			
TTS1	D0	JTCLK	V <sub>DD</sub>	V <sub>DD</sub>	Vss	Vss	HW	N.C.	N.C.	E3MCLK			
F2	F3	F4	F5	F6	F7	F8	F9	F10	F11	F12			
D1	D2	V <sub>DD</sub>	V <sub>DD</sub>	V <sub>DD</sub>	Vss	Vss	V <sub>SS</sub>	N.C.	N.C.	N.C.			
G2	G3	G4	G5	G6	G7	G8	G9	G10	G11	G12			
D3	D4	Vss	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DD</sub>	V <sub>DD</sub>	N.C.	N.C.	N.C.			
H2	H3	H4	H5	H6	H7	H8	H9	H10	H11	H12			
D5	D6	JTDI	V <sub>SS</sub>	Vss	V <sub>DD</sub>	V <sub>DD</sub>	N.C.	N.C.	N.C.	N.C.			
J2	J3	J4	J5	J6	J7	J8	J9	J10	J11	J12			
N.C.	D7	JTDO	TEST	V <sub>SS</sub>	V <sub>DD</sub>	HIZ	N.C.	N.C.	N.C.	N.C.			
K2	K3	K4	K5	K6	K7	K8	K9	K10	K11	K12			
N.C.	N.C.	N.C.	N.C.	AO	A2	N.C.	N.C.	N.C.	N.C.	N.C.			
L2	L3	L4	L5	L6	L7	L8	L9	L10	L11	L12			
N.C.	N.C.	N.C.	N.C.	A1	A3	N.C.	N.C.	N.C.	N.C.	N.C.			
M2	M3	M4	M5	M6	M7	M8	M9	M10	M11	M12			
N.C.	N.C.	N.C.	N.C.	N.C.	N.C.	STMCLK	N.C.	N.C.	N.C.	N.C.			
	RXN1         B2         RTS1         C2         RPOS1         D2         TNEG1         E2         TTS1         F2         D1         G2         D3         H2         D5         J2         N.C.         K2         N.C.         L2         N.C.         M2	RXN1         RXP1           B2         B3           RTS1         N.C.           C2         C3           RPOS1         RNEG1           D2         D3           TNEG1         TDM1           E2         E3           TTS1         D0           F2         F3           D1         D2           G2         G3           D1         D2           G2         G3           D3         D4           H2         H3           D5         D6           J2         J3           N.C.         D7           K2         K3           N.C.         N.C.           L2         L3           N.C.         N.C.           M2         M3	RXN1         RXP1         N.C.           B2         B3         B4           RTS1         N.C.         N.C.           C2         C3         C4           RPOS1         RNEG1         N.C.           D2         D3         D4           RPOS1         RNEG1         N.C.           D2         D3         D4           TNEG1         TDM1         JTRST           E2         E3         E4           TTS1         D0         JTCLK           F2         F3         F4           D1         D2         V <sub>DD</sub> G2         G3         G4           D1         D2         V <sub>DD</sub> G2         G3         G4           D3         D4         V <sub>SS</sub> H2         H3         H4           D5         D6         JTD1           J2         J3         J4           N.C.         D.C.         N.C.           L2         L3         L4           N.C.         N.C.         N.C.           M2         M3         M4	RXN1         RXP1         N.C.         T3MCLK           B2         B3         B4         B5           RTS1         N.C.         NR         C2           C2         C3         C4         C5           RPOS1         RNEG1         N.C.         INT           D2         D3         D4         D5           TNEG1         TDM1         JTRST         JTMS           E2         E3         E4         E5           TTS1         D0         JTCLK         Vpp           F2         F3         F4         F5           D1         D2         Vpp         Vpp           G2         G3         G44         G5           D1         D2         Vpp         Vpp           G2         G3         G44         G5           D3         D4         Vss         Vss           H2         H3         H4         H5           D5         D6         JTD1         Vss           J2         J3         J4         J5           N.C.         N.C.         N.C.         N.C.           N.C.         N.C.         N.C.         N.C. <td>RXN1         RXP1         N.C.         T3MCLK         N.C.           B2         B3         B4         B5         B6           RTS1         N.C.         N.C.         WR         RD           C2         C3         C4         C5         C6           RPOS1         RNEG1         N.C.         INT         MOT           D2         D3         D4         D5         D6           TNEG1         TDM1         JTRST         JTMS         Vpp           E2         E3         E4         E5         E6           TTS1         D0         JTCLK         Vpp         Vpp           F2         F3         F4         F5         F6           D1         D2         Vpo         Vpo         Vpo           F2         F3         F4         F5         F6           D1         D2         Vpo         Vpo         Vpo           G2         G3         G4         G5         JG6           D3         D4         Vss         Vss         Vss           J2         J3         J4         J5         JG6           N.C.         N.C.         N.C.</td> <td>RXN1         RXP1         N.C.         T3MCLK         N.C.         N.C.           B2         B3         B4         B5         B6         B7           RTS1         N.C.         N.C.         WR         RD         CS           C2         C3         C4         C5         C6         C7           RPOS1         RNEG1         N.C.         INT         MOT         ALE           D2         D3         D4         D5         D6         D7           TNEG1         TDM1         JTRST         JTMS         V<sub>DD</sub>         V<sub>SS</sub>           E2         E3         E4         E5         E6         E7           TTS1         D0         JTCLK         V<sub>DD</sub>         V<sub>DD</sub>         V<sub>SS</sub>           F2         F3         F4         F5         F6         F7           D1         D2         V<sub>DD</sub>         V<sub>DD</sub>         V<sub>SS</sub>         S           G2         G3         G4         G5         G6         G7           D3         D4         V<sub>SS</sub>         V<sub>SS</sub>         V<sub>DD</sub>         V<sub>DD</sub>           J2         J3         J4         J5         J6         J7</td> <td>RXM1RXP1N.C.T3MCLKN.C.N.C.N.C.B2B3B4B5B6B7B8RTS1N.C.N.C.WRRD<math>\overline{CS}</math>N.C.C2C3C4C5C6C7C8RPOS1RNEG1N.C.INTMOTALEN.C.D2D3D4D5D6D7D8TNEG1TDM1JTRSTJTMSVpbVssN.S.E2E3E4E5E6E7E8TTS1D0JTCLKVpbVpbVssVssF2F3F4F5F6F7F8D1D2VpbVpbVpbVssVssG2G3G4G5G6G7G8D3D4VssVssVssVssVssG2G3G4G5G6G7G8D3D4VssVssVssVpbVpbJ2J3J4J5J6J7J8N.C.D7JTDOTESTVssVppHIZK2K3K4K5K6K7K8N.C.N.C.N.C.A0A2N.C.L2L3L4L5L6L7L8N.C.N.C.N.C.A1A3N.C.M2M3M4M5M6M7M8</td> <td>RXN1         RXP1         N.C.         T3MCLK         N.C.         &lt;</td> <td>RXN1         RXP1         N.C.         T3MCLK         N.C.         &lt;</td> <td>RXN1         RXP1         N.C.         T3MCLK         N.C.         B11           B2         B3         B4         B5         B6         B7         B8         B9         B10         B11           RTST         N.C.         N.C.         WR         RD         CS         N.C.         N.C.         N.C.         N.C.           C2         C3         C4         C5         C6         C7         C8         C9         C10         C11           RPOS1         RNEG1         N.C.         INT         MOT         ALE         N.C.         N.C.         N.C.         N.C.           D2         D3         D4         D5         D6         D7         D8         D9         D10         D11           TTST         JTRST         JTMS         V<sub>0D</sub>         V<sub>3S</sub>         N.C.         N.C.         N.C.         N.C.           F2         F3         F4         F5         F6         F7         F8         F9         F10         F11           D1         D2         V<sub>0D</sub></td>	RXN1         RXP1         N.C.         T3MCLK         N.C.           B2         B3         B4         B5         B6           RTS1         N.C.         N.C.         WR         RD           C2         C3         C4         C5         C6           RPOS1         RNEG1         N.C.         INT         MOT           D2         D3         D4         D5         D6           TNEG1         TDM1         JTRST         JTMS         Vpp           E2         E3         E4         E5         E6           TTS1         D0         JTCLK         Vpp         Vpp           F2         F3         F4         F5         F6           D1         D2         Vpo         Vpo         Vpo           F2         F3         F4         F5         F6           D1         D2         Vpo         Vpo         Vpo           G2         G3         G4         G5         JG6           D3         D4         Vss         Vss         Vss           J2         J3         J4         J5         JG6           N.C.         N.C.         N.C.	RXN1         RXP1         N.C.         T3MCLK         N.C.         N.C.           B2         B3         B4         B5         B6         B7           RTS1         N.C.         N.C.         WR         RD         CS           C2         C3         C4         C5         C6         C7           RPOS1         RNEG1         N.C.         INT         MOT         ALE           D2         D3         D4         D5         D6         D7           TNEG1         TDM1         JTRST         JTMS         V <sub>DD</sub> V <sub>SS</sub> E2         E3         E4         E5         E6         E7           TTS1         D0         JTCLK         V <sub>DD</sub> V <sub>DD</sub> V <sub>SS</sub> F2         F3         F4         F5         F6         F7           D1         D2         V <sub>DD</sub> V <sub>DD</sub> V <sub>SS</sub> S           G2         G3         G4         G5         G6         G7           D3         D4         V <sub>SS</sub> V <sub>SS</sub> V <sub>DD</sub> V <sub>DD</sub> J2         J3         J4         J5         J6         J7	RXM1RXP1N.C.T3MCLKN.C.N.C.N.C.B2B3B4B5B6B7B8RTS1N.C.N.C.WRRD $\overline{CS}$ N.C.C2C3C4C5C6C7C8RPOS1RNEG1N.C.INTMOTALEN.C.D2D3D4D5D6D7D8TNEG1TDM1JTRSTJTMSVpbVssN.S.E2E3E4E5E6E7E8TTS1D0JTCLKVpbVpbVssVssF2F3F4F5F6F7F8D1D2VpbVpbVpbVssVssG2G3G4G5G6G7G8D3D4VssVssVssVssVssG2G3G4G5G6G7G8D3D4VssVssVssVpbVpbJ2J3J4J5J6J7J8N.C.D7JTDOTESTVssVppHIZK2K3K4K5K6K7K8N.C.N.C.N.C.A0A2N.C.L2L3L4L5L6L7L8N.C.N.C.N.C.A1A3N.C.M2M3M4M5M6M7M8	RXN1         RXP1         N.C.         T3MCLK         N.C.         <	RXN1         RXP1         N.C.         T3MCLK         N.C.         <	RXN1         RXP1         N.C.         T3MCLK         N.C.         B11           B2         B3         B4         B5         B6         B7         B8         B9         B10         B11           RTST         N.C.         N.C.         WR         RD         CS         N.C.         N.C.         N.C.         N.C.           C2         C3         C4         C5         C6         C7         C8         C9         C10         C11           RPOS1         RNEG1         N.C.         INT         MOT         ALE         N.C.         N.C.         N.C.         N.C.           D2         D3         D4         D5         D6         D7         D8         D9         D10         D11           TTST         JTRST         JTMS         V <sub>0D</sub> V <sub>3S</sub> N.C.         N.C.         N.C.         N.C.           F2         F3         F4         F5         F6         F7         F8         F9         F10         F11           D1         D2         V <sub>0D</sub>			

# Figure 14-2. DS3151 CPU Bus Mode Pin Assignment

High-Speed Analog High-Speed Digital Low-Speed Digital

 $V_{DD}$  $V_{SS}$ 

						-					
A1	A2	A3	A4	A5	A6	A7	A8	A9	A10	A11	A12
RLOS1	RXN1	RXP1	RMON1	<b>T3MCLK</b>	N.C.	N.C.	N.C.	N.C.	N.C.	N.C.	N.C.
B1	B2	B3	B4	B5	B6	B7	B8	B9	B10	B11	B12
PRBS1	RTS1	N.C.	RJA1	LLB1	N.C.	N.C.	N.C.	N.C.	N.C.	N.C.	N.C.
C1	C2	C3	C4	C5	C6	C7	C8	C9	C10	C11	C12
RCLK1	RPOS1	RNEG1	TJA1	RLB1	N.C.	N.C.	N.C.	N.C.	N.C.	N.C.	N.C.
D1	D2	D3	D4	D5	D6	D7	D8	D9	D10	D11	D12
TPOS1	TNEG1	TDM1	JTRST	JTMS	V <sub>DD</sub>	V <sub>SS</sub> E7	TBIN	RBIN	N.C.	N.C.	N.C.
E1	E2	E3	E4	E5	E6	E7	E8	E9	E10	E11	E12
TCLK1	TTS1	TLBO1	JTCLK	V <sub>DD</sub>	V <sub>DD</sub>	V <sub>SS</sub> F7	V <sub>SS</sub>	HW	N.C.	N.C.	E3MCLK
F1	F2	F3	F4	F5	F6	F7	F8	F9	F10	F11	F12
TXP1	STS1	E3M1	V <sub>DD</sub>	V <sub>DD</sub>	V <sub>DD</sub>	V <sub>SS</sub> G7	V <sub>SS</sub>	V <sub>SS</sub>	TDSB2	TDSA2	TXN2
G1	G2	G3	G4	G5	G6	G7	G8	G9	G10	G11	G12
TXN1	TDSA1	TDSB1	V <sub>SS</sub> H4	V <sub>SS</sub> H5	V <sub>ss</sub> H6	V <sub>DD</sub>	V <sub>DD</sub>	V <sub>DD</sub>	E3M2	STS2	TXP2
H1	H2	H3	H4	H5	H6	H7	H8	H9	H10	H11	H12
RST	N.C.	N.C.	JTDI	Vss	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DD</sub>	TCINV	TLBO2	TTS2	TCLK2
J1	J2	J3	J4	J5	J6	J7	J8	J9	J10	J11	J12
N.C.	N.C.	N.C.	JTDO	TEST	V <sub>SS</sub>	V <sub>DD</sub>	HIZ	RCINV	TDM2	TNEG2	TPOS2
K1	K2	K3	K4	K5	K6	K7	K8	K9	K10	K11	K12
N.C.	N.C.	N.C.	N.C.	N.C.	N.C.	N.C.	RLB2	TJA2		RPOS2	RCLK2
L1	L2	L3	L4	L5	L6	L7	L8	L9	L10	L11	L12
N.C.	N.C.	N.C.	N.C.	N.C.	N.C.	N.C.	LLB2	RJA2	N.C.	RTS2	PRBS2
M1	M2	M3	M4	M5	M6	M7	M8	M9	M10	M11	M12
N.C.	N.C.	N.C.	N.C.	N.C.	N.C.	N.C.	STMCLK	RMON2	RXP2	RXN2	RLOS2

Figure 14-3	. DS3152	Hardware	Mode	Pin	Assignment
-------------	----------	----------	------	-----	------------

High-Speed Analog

High-Speed Digital

Low-Speed Digital

 $V_{DD}$  $V_{SS}$ 

• 55

0						•					
A1	A2	A3	A4	A5	A6	A7	A8	A9	A10	A11	A12
RLOS1	RXN1	RXP1	N.C.	<b>T3MCLK</b>	N.C.	N.C.	N.C.	N.C.	N.C.	N.C.	N.C.
B1	B2	B3	B4	B5	B6	B7	B8	B9	B10	B11	B12
PRBS1	RTS1	N.C.	N.C.	WR	RD	$\overline{\text{CS}}$	N.C.	N.C.	N.C.	N.C.	N.C.
C1	C2	C3	C4	C5	C6	C7	C8	C9	C10	C11	C12
RCLK1	RPOS1	RNEG1	N.C.	INT	МОТ	ALE	N.C.	N.C.	N.C.	N.C.	N.C.
D1	D2	D3	D4	D5	D6	D7	D8	D9	D10	D11	D12
TPOS1	TNEG1	TDM1	JTRST	JTMS	V <sub>DD</sub>	V <sub>SS</sub> E7	N.C.	N.C.	N.C.	N.C.	N.C.
E1	E2	E3	E4	E5	E6	E7	E8	E9	E10	E11	E12
TCLK1	TTS1	D0	JTCLK	V <sub>DD</sub>	V <sub>DD</sub>	V <sub>SS</sub> F7	V <sub>SS</sub>	HW	N.C.	N.C.	E3MCLK
F1	F2	F3	F4	F5	F6	F7	F8	F9	F10	F11	F12
TXP1	D1	D2	V <sub>DD</sub>	V <sub>DD</sub>	V <sub>DD</sub>	V <sub>SS</sub> G7	V <sub>SS</sub>	V <sub>ss</sub>	N.C.	N.C.	TXN2
G1	G2	G3	G4	G5	G6	G7	G8	G9	G10	G11	G12
TXN1	D3	D4	V <sub>SS</sub> H4	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DD</sub>	V <sub>DD</sub>	N.C.	N.C.	TXP2
H1	H2	H3	H4	H5	H6	H7	H8	H9	H10	H11	H12
RST	D5	D6	JTDI	V <sub>ss</sub> J5	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DD</sub>	N.C.	N.C.	TTS2	TCLK2
J1	J2	J3	J4	J5	J6	J7	J8	J9	J10	J11	J12
N.C.	N.C.	D7	JTDO	TEST	V <sub>ss</sub> K6	V <sub>DD</sub>	HIZ	N.C.	TDM2	TNEG2	TPOS2
K1	K2	K3	K4	K5	K6	K7	K8	K9	K10	K11	K12
N.C. L1	N.C. L2	N.C. L3	N.C. L4	N.C. L5	A0	A2 L7	A4	N.C.	RNEG2	RPOS2	RCLK2
L1	L2	L3	L4	L5	L6	L7	L8	L9	L10	L11	L12
N.C.	N.C.	N.C.	N.C.	N.C.	A1	A3	N.C.	N.C.	N.C.	RTS2	PRBS2
M1	M2	M3	M4	M5	M6	M7	M8	M9	M10	M11	M12
N.C.	N.C.	N.C.	N.C.	N.C.	N.C.	N.C.	STMCLK	N.C.	RXP2	RXN2	RLOS2

# Figure 14-4. DS3152 CPU Bus Mode Pin Assignment

High-Speed Analog

High-Speed Digital

Low-Speed Digital

 $V_{DD}$  $V_{SS}$ 

• 55

						-					
A1	A2	A3	A4	A5	A6	A7	A8	A9	A10	A11	A12
RLOS1	RXN1	RXP1	RMON1	<b>T3MCLK</b>	TXN3	TXP3	TCLK3	TPOS3	RCLK3	PRBS3	RLOS3
B1	B2	B3	B4	B5	B6	B7	B8	B9	B10	B11	B12
PRBS1	RTS1	N.C.	RJA1	LLB1	TDSA3	STS3	TTS3	TNEG3	RPOS3	RTS3	RXN3
C1	C2	C3	C4	C5	C6	C7	C8	C9	C10	C11	C12
RCLK1	RPOS1	RNEG1	TJA1	RLB1	TDSB3	E3M3	TLBO3	TDM3	RNEG3	N.C.	RXP3
D1	D2	D3	D4	D5	D6	D7	D8	D9	D10	D11	D12
TPOS1	TNEG1	TDM1	JTRST	JTMS	V <sub>DD</sub>	V <sub>SS</sub>	TBIN	RBIN	TJA3	RJA3	RMON3
E1	E2	E3	E4	E5	E6	E7	E8	E9	E10	E11	E12
TCLK1	TTS1	TLBO1	JTCLK	V <sub>DD</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	HW	RLB3	LLB3	E3MCLK
F1	F2	F3	F4	F5	F6	F7	F8	F9	F10	F11	F12
TXP1	STS1	E3M1	V <sub>DD</sub>	V <sub>DD</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	TDSB2	TDSA2	TXN2
G1	G2	G3	G4	G5	G6	G7	G8	G9	G10	G11	G12
TXN1	TDSA1	TDSB1	V <sub>SS</sub>	V <sub>SS</sub>	Vss	V <sub>DD</sub>	V <sub>DD</sub>	V <sub>DD</sub>	E3M2	STS2	TXP2
H1	H2	H3	H4	H5	H6	H7	H8	H9	H10	H11	H12
RST	N.C.	N.C.	JTDI	Vss	Vss	V <sub>DD</sub>	V <sub>DD</sub>	TCINV	TLBO2	TTS2	TCLK2
J1	J2	J3	J4	J5	J6	J7	J8	J9	J10	J11	J12
N.C.	N.C.	N.C.	JTDO	TEST	V <sub>SS</sub>	V <sub>DD</sub>	HIZ	RCINV	TDM2	TNEG2	TPOS2
K1	K2	K3	K4	K5	K6	K7	K8	K9	K10	K11	K12
N.C.	N.C. L2	N.C.	N.C.	N.C.	N.C.	N.C. L7	RLB2	TJA2	RNEG2		RCLK2
L1		L3	L4	L5	L6		L8	L9	L10	L11	L12
N.C.	N.C.	N.C.	N.C.	N.C.	N.C.	N.C.	LLB2	RJA2	N.C.	RTS2	PRBS2
M1	M2	M3	M4	M5	M6	M7	M8	M9	M10	M11	M12
N.C.	N.C.	N.C.	N.C.	N.C.	N.C.	N.C.	STMCLK	RMON2	RXP2	RXN2	RLOS2

Figure 14-5	. DS3153	Hardware	Mode	Pin	Assignment
-------------	----------	----------	------	-----	------------

High-Speed Analog High-Speed Digital Low-Speed Digital V<sub>DD</sub>

V<sub>SS</sub>

-											
A1	A2	A3	A4	A5	A6	A7	A8	A9	A10	A11	A12
RLOS1	RXN1	RXP1	N.C.	<b>T3MCLK</b>	TXN3	TXP3	TCLK3	TPOS3	RCLK3	PRBS3	RLOS3
B1	B2	B3	B4	B5	B6	B7	B8	B9	B10	B11	B12
PRBS1	RTS1	N.C.	N.C.	WR	RD	$\overline{\text{CS}}$	TTS3	TNEG3	RPOS3	RTS3	RXN3
C1	C2	C3	C4	C5	C6	C7	C8	C9	C10	C11	C12
RCLK1	RPOS1	RNEG1	N.C.	INT	МОТ	ALE	N.C.	TDM3	RNEG3	N.C.	RXP3
D1	D2	D3	D4	D5	D6	D7	D8	D9	D10	D11	D12
TPOS1	TNEG1	TDM1	JTRST	JTMS	V <sub>DD</sub>	V <sub>SS</sub>	N.C.	N.C.	N.C.	N.C.	N.C.
E1	E2	E3	E4	E5	E6	E7	E8	E9	E10	E11	E12
TCLK1	TTS1	D0	JTCLK	V <sub>DD</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	HW	N.C.	N.C.	E3MCLK
F1	F2	F3	F4	F5	F6	F7	F8	F9	F10	F11	F12
TXP1	D1	D2	V <sub>DD</sub>	V <sub>DD</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	N.C.	N.C.	TXN2
G1	G2	G3	G4	G5	G6	G7	G8	G9	G10	G11	G12
TXN1	D3	D4	V <sub>SS</sub>	V <sub>SS</sub>	Vss	V <sub>DD</sub>	V <sub>DD</sub>	V <sub>DD</sub>	N.C.	N.C.	TXP2
H1	H2	H3	H4	H5	H6	H7	H8	H9	H10	H11	H12
RST	D5	D6	JTDI	V <sub>SS</sub> J5	Vss	V <sub>DD</sub>	V <sub>DD</sub>	N.C.	N.C.	TTS2	TCLK2
J1	J2	J3	J4		J6	J7	J8	J9	J10	J11	J12
N.C.	N.C.	D7	JTDO	TEST	V <sub>SS</sub>	V <sub>DD</sub>	HIZ	N.C.	TDM2	TNEG2	TPOS2
K1	K2	K3	K4	K5	K6	K7	K8	K9	K10	K11	K12
N.C. L1	N.C. L2	N.C. L3	N.C. L4	N.C. L5	A0	A2	A4	N.C.	RNEG2		RCLK2
					L6	L7	L8	L9	L10	L11	L12
N.C.	N.C.	N.C.	N.C.	N.C.	A1	A3	A5	N.C.	N.C.	RTS2	PRBS2
M1	M2	M3	M4	M5	M6	M7	M8	M9	M10	M11	M12
N.C.	N.C.	N.C.	N.C.	N.C.	N.C.	N.C.	STMCLK	N.C.	RXP2	RXN2	RLOS2

# Figure 14-6. DS3153 CPU Bus Mode Pin Assignment

High-Speed Analog

High-Speed Digital

Low-Speed Digital  $V_{DD}$ 

V<sub>SS</sub>

56 of 61

A1	A2	A3	A4	A5	A6	A7	A8	A9	A10	A11	A12
RLOS1	RXN1	RXP1	RMON1	T3MCLK	TXN3	TXP3	TCLK3	TPOS3	RCLK3	PRBS3	RLOS3
B1	B2	B3	B4	B5	B6	B7	B8	B9	B10	B11	B12
PRBS1	RTS1	N.C.	RJA1	LLB1	TDSA3	STS3	TTS3	TNEG3	RPOS3	RTS3	RXN3
C1	C2	C3	C4	C5	C6	C7	C8	C9	C10	C11	C12
RCLK1	RPOS1	RNEG1	TJA1	RLB1	TDSB3	E3M3	TLBO3	TDM3	RNEG3	N.C.	RXP3
D1	D2	D3	D4	D5	D6	D7	D8	D9	D10	D11	D12
TPOS1	TNEG1	TDM1	JTRST	JTMS	V <sub>DD</sub>	V <sub>SS</sub>	TBIN	RBIN	TJA3	RJA3	RMON3
E1	E2	E3	E4	E5	E6	E7	E8	E9	E10	E11	E12
TCLK1	TTS1	TLBO1	JTCLK	V <sub>DD</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	HW	RLB3	LLB3	E3MCLK
F1	F2	F3	F4	F5	F6	F7	F8	F9	F10	F11	F12
TXP1	STS1	E3M1	V <sub>DD</sub>	V <sub>DD</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	TDSB2	TDSA2	TXN2
G1	G2	G3	G4	G5	G6	G7	G8	G9	G10	G11	G12
TXN1	TDSA1	TDSB1	V <sub>SS</sub>	V <sub>SS</sub>	Vss	V <sub>DD</sub>	V <sub>DD</sub>	V <sub>DD</sub>	E3M2	STS2	TXP2
H1	H2	H3	H4	H5	H6	H7	H8	H9	H10	H11	H12
RST	LLB4	RLB4	JTDI	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DD</sub>	TCINV	TLBO2	TTS2	TCLK2
J1	J2	J3	J4	J5	J6	J7	J8	J9	J10	J11	J12
RMON4	RJA4	TJA4	JTDO	TEST	V <sub>SS</sub>	V <sub>DD</sub>	HIZ	RCINV	TDM2	TNEG2	TPOS2
K1	K2	K3	K4	K5	K6	K7	K8	K9	K10	K11	K12
RXP4	N.C.	RNEG4	TDM4	TLBO4	E3M4	TDSB4	RLB2	TJA2	RNEG2	RPOS2	RCLK2
L1	L2	L3	L4	L5	L6	L7	L8	L9	L10	L11	L12
RXN4	RTS4	RPOS4	TNEG4	TTS4	STS4	TDSA4	LLB2	RJA2	N.C.	RTS2	PRBS2
M1	M2	M3	M4	M5	M6	M7	M8	M9	M10	M11	M12
RLOS4	PRBS4	RCLK4	TPOS4	TCLK4	TXP4	TXN4	STMCLK	RMON2	RXP2	RXN2	RLOS2

Figure 14-7	. DS3154	Hardware	Mode	Pin	Assignment
-------------	----------	----------	------	-----	------------

High-Speed Analog High-Speed Digital Low-Speed Digital V<sub>DD</sub>

 $V_{\text{SS}}$ 

A1	A2	A3	A4	A5	A6	A7	A8	A9	A10	A11	A12
RLOS1	RXN1	RXP1	N.C.	<b>T3MCLK</b>	ТХИЗ	ТХРЗ	TCLK3	TPOS3	RCLK3	PRBS3	RLOS3
B1	B2	B3	B4	B5	B6	B7	B8	B9	B10	B11	B12
PRBS1	RTS1	N.C.	N.C.	WR	RD	$\overline{\text{CS}}$	TTS3	TNEG3	RPOS3	RTS3	RXN3
C1	C2	C3	C4	C5	C6	C7	C8	C9	C10	C11	C12
RCLK1	RPOS1	RNEG1	N.C.	INT	МОТ	ALE	N.C.	TDM3	RNEG3	N.C.	RXP3
D1	D2	D3	D4	D5	D6	D7	D8	D9	D10	D11	D12
TPOS1	TNEG1	TDM1	JTRST	JTMS	V <sub>DD</sub>	V <sub>SS</sub> E7	N.C.	N.C.	N.C.	N.C.	N.C.
E1	E2	E3	E4	E5	E6	E7	E8	E9	E10	E11	E12
TCLK1	TTS1	D0	JTCLK	V <sub>DD</sub>	V <sub>DD</sub>	V <sub>SS</sub> F7	V <sub>ss</sub>	HW	N.C.	N.C.	E3MCLK
F1	F2	F3	F4	F5	F6	F7	F8	F9	F10	F11	F12
TXP1	D1	D2	V <sub>DD</sub>	V <sub>DD</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	N.C.	N.C.	TXN2
G1	G2	G3	G4	G5	G6	G7	G8	G9	G10	G11	G12
TXN1	D3	D4	V <sub>SS</sub> H4	V <sub>ss</sub> H5	V <sub>ss</sub> H6	V <sub>DD</sub>	V <sub>DD</sub>	V <sub>DD</sub>	N.C.	N.C.	TXP2
H1	H2	H3	H4	H5	H6	H7	H8	H9	H10	H11	H12
RST	D5	D6	JTDI	V <sub>SS</sub> J5	V <sub>ss</sub> J6	V <sub>DD</sub>	V <sub>DD</sub>	N.C.	N.C.	TTS2	TCLK2
J1	J2	J3	J4	J5	J6	J7	J8	J9	J10	J11	J12
N.C.	N.C.	D7	JTDO	TEST	V <sub>SS</sub>	V <sub>DD</sub>	HIZ	N.C.	TDM2	TNEG2	TPOS2
K1	K2	K3	K4	K5	K6	K7	K8	K9	K10	K11	K12
RXP4	N.C.	RNEG4	TDM4	N.C.	A0	A2	A4	N.C.	RNEG2		RCLK2
L1	L2	L3	L4	L5	L6	L7	L8	L9	L10	L11	L12
RXN4	RTS4	RPOS4	TNEG4	TTS4	A1	A3	A5	N.C.	N.C.	RTS2	PRBS2
M1	M2	M3	M4	M5	M6	M7	M8	M9	M10	M11	M12
RLOS4	PRBS4	RCLK4	TPOS4	TCLK4	TXP4	TXN4	STMCLK	N.C.	RXP2	RXN2	RLOS2

Figure 14-8	. DS3154	<b>CPU Bus</b>	Mode Pin	Assignment
-------------	----------	----------------	----------	------------

High-Speed Analog High-Speed Digital Low-Speed Digital V<sub>DD</sub>

V<sub>SS</sub>

# 15. PACKAGE INFORMATION

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to <a href="http://www.maxim-ic.com/DallasPackInfo">www.maxim-ic.com/DallasPackInfo</a>.)



# 16. THERMAL INFORMATION

### Table 16-A. Thermal Properties, Natural Convection

PARAMETER	MIN	ТҮР	MAX	UNITS
Ambient Temperature (Note 1)	-40		+85	°C
Junction Temperature	-40		+125	°C
Theta-JA ( $\theta_{JA}$ ), Still Air (Note 2)		22.4		°C/W
Psi-JB		9.2		°C/W
Psi-JT		1.6		°C/W

Note 1: The package is mounted on a four-layer JEDEC standard test board with no airflow and dissipating maximum power.

Note 2: Theta-JA (θ<sub>JA</sub>) is the junction-to-ambient thermal resistance, when the package is mounted on a four-layer JEDEC standard test board with no airflow and dissipating maximum power.

# Table 16-B. Theta-JA ( $\theta_{JA}$ ) vs. Airflow

FORCED AIR (m/s)	THETA-JA (θ <sub>JA</sub> )
0	22.4°C/W
1	19.0°C/W
2.5	17.2°C/W

## 17. REVISION HISTORY

REVISION	DESCRIPTION
012103	DS3154 new product release
	DS3151/DS3152/DS3153 new product releases. <i>Electrical Characteristics</i> section, Notes 1 and 2: Changed 44.73MHz to 51.84MHz; added indication that specs are lower for rev A2; "all ones driven into RXPn/RXNn (1.0V square wave)" changed to "analog loopback enabled" to match production test methodology.
040403	Table 13-B, Input leakage, $I_{IL}$ : -10 $\mu$ A min changed to -50 $\mu$ A min.
	Table 13-B: Replaced TBD values for I <sub>DD</sub> , I <sub>DDTS</sub> , and I <sub>DDPD</sub> (DS3151/DS3152/DS3153); changed I <sub>DDPD</sub> spec from 38 typ and 50 max to 45 typ and 70 max.
	Table 14-A and Table 14-B: Changed pins RBIN, RCINV, TBIN, and TCINV to "N.C." to reflect they are not available in CPU bus mode.
	Figure 1-1: Labeled capacitors connected to transformer center taps as "(optional)".
	Section 6, Optional Pre-Amp Paragraph: Clarified that the pre-amp contributes +14dB of flat gain.
072303	Table 11-A: Changed leakage inductance to 0.150µH max.
	Table 11-B: Reformatted table and added row for Pulse Engineering's T3049 octal transformer.
	Table 13-H: Reworded Note 20.
	GCR Register Definition (page 16): Clarified that the RST bit holds the digital logic of the LIU in reset rather than the whole LIU.
120303	Table 13-B: Changed DS3151 $I_{DD}$ from 130mA (max) to 100mA (max). Changed DS3151 $I_{DDTTS}$ from 105mA (max) to 80mA (max). Removed sentences in Notes 1 and 2 that labeled the $I_{DD}$ and $I_{DDTTS}$ specs for rev A1 devices.
052404	Added typical I <sub>DD</sub> and I <sub>DDTTS</sub> numbers to Table 13-B.
	Table 13-D and Table 13-E: Changed ALOS set and clear thresholds to typical numbers.
110404	Figure 13-4: Added second note to the Read Cycle timing diagrams.
062705	Page 18: RCINV bit description: Changed 0 = rising edge to falling edge; changed 1 = falling edge to rising edge.
	Page 39: In Table 13-D and Table 13-E, changed the TYP receiver input characteristics to show increased sensitivity:
	Analog LOS Declare, RMON = 0 from -23 to -24
030607	Analog LOS Clear, RMON = 0 from -20 to -21
	Analog LOS Declare, RMON = 1 from -37 to -38
	Analog LOS Clear, RMON = 1 from -34 to -35

Maxim/Dallas Semiconductor cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim/Dallas Semiconductor product. No circuit patent licenses are implied. Maxim/Dallas Semiconductor reserves the right to change the circuitry and specifications without notice at any time. Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600 © 2007 Maxim Integrated Products

The Maxim logo is a registered trademark of Maxim Integrated Products, Inc. The Dallas logo is a registered trademark of Dallas Semiconductor Corporation.

#### 61 of 61