PFC Converter + Inverter IPM for 3-phase Motor Drive

This IPM (Intelligent Power Module) includes the PFC, the output stage of a 3-phase inverter, pre-drive circuits, as well as protection circuits in one package.

Features

- Single control power supply due to Internal bootstrap circuit for high side pre-driver circuit
- All control input and status outputs are at low voltage levels directly compatible with microcontrollers
- Built-in cross conduction prevention
- Under-voltage lockout for all channels
- Protective terminals including for over current protection each of Inverter section and PFC section are built in.
- Externally accessible embedded thermistor for substrate temperature measurement

Certification

• UL1557 (File Number : E339285)

Typical Applications

- Motor Control System
- Industrial/ General Control System
- HVAC




www.onsemi.com

PACKAGE PICTURE



SIP35 56x25.8 / SIP2A



ORDERING INFORMATION

See detailed ordering and shipping information on page 15 of this data sheet.

BLOCK DIAGRAM




Figure 1. STK57FU394A-E Block diagram

APPLICATION CIRCUIT EXAMPLES




Figure 2. Motor drive application using STK57FU394A-E

PIN FUNCTION DISCRIPTION

Pin	Name	Description
1	PFC	Input the Rectified AC Voltage
2	-	Without pin
3	-	Without pin
4	VB3	High Side Floating Supply Voltage 3
5	W,VS3	Output 3 – High Side Floating Supply Offset Voltage
6	-	Without pin
7	-	Without pin
8	VB2	High Side Floating Supply Voltage 2
9	V,VS2	Output 2 – High Side Floating Supply Offset Voltage
10	-	Without pin
11	-	Without pin
12	VB1	High Side Floating Supply Voltage 1
13	U,VS1	Output 1 – High Side Floating Supply Offset Voltage
14	-	Without pin
15	-	Without pin
16	VCC	Positive PFC Output voltage / Positive Bus Input Voltage
17	-	Without pin
18	-	Without pin
19	-VCC	Negative PFC Output Voltage
20	WN	Low Side Emitter Connection – Phase W
21	VN	Low Side Emitter Connection – Phase V
22	UN	Low Side Emitter Connection – Phase U
23	HIN1	Logic Input High Side Gate Driver – Phase U
24	HIN2	Logic Input High Side Gate Driver – Phase V
25	HIN3	Logic Input High Side Gate Driver – Phase W
26	LIN1	Logic Input Low Side Gate Driver – Phase U
27	LIN2	Logic Input Low Side Gate Driver – Phase V
28	LIN3	Logic Input Low Side Gate Driver – Phase W
29	PFCIN	Logic Input PFC Gate Driver
30	FLTEN	Enable input / Fault output
31	PFCTRIP	Current protection pin for PFC
32	ITRIP	Current protection pin for Inverter
33	TH	Thermistor output
34	VDD	+15V Main Supply
35	VSS	Negative Main Supply

MAXIMUM RATINGS (Note *1)

(1) PFC Section

Parameter		Symbol	Conditions	Ratings	Unit
	Collector-emitter voltage	V _{CE}	PFC to -V _{CC}	600	V
	Repetitive peak collector current	ICP	P.W.=1ms	40	Α
IGBT (Q1)			Tc=25°C	27	Α
()	Collector current	IC	Tc=100°C	13	Α
	Power dissipation	PC		62	W
	Diode reverse voltage	VR	PFC to V _{CC}	600	V
FRD1	Repetitive peak forward current	IFP1	P.W.=1ms	60	Α
(D1)	Diode forward current	IF1		30	Α
	Power dissipation	PD1		56	W
	Repetitive peak forward current	IFP2	P.W.=1ms	11	Α
FRD2 (D2)	Diode forward current	IF2		5	Α
(DZ)	Power dissipation	PD2		10	W
Maximum AC input voltage		VAC	Single-phase Full-rectified	264	V
Maximun	n output voltage	Vo	Under the Application Circuit	450	V
Input AC current (steady state)		lin	(VAC=200V)	15	Arms

(2) Inverter Section

Parameter Symbol		Remarks	Ratings	Unit
Supply voltage	VCC	V _{CC} to UN, VN, WN surge < 500V (*2)	450	V
Collector-emitter voltage	VCE	V _{CC} to U, V, W or U, V, W to UN, VN, WN	600	V
Output ourrant	lo	V _{CC} , UN, VN, WN, U, V, W terminal current	±15	Α
Output current	lo	V _{CC} , UN, VN, WN, U, V, W terminal current at Tc=100°C	±8	Α
Output peak current	put peak current Iop VCC, UN, VN, WN, U, V, W terminal current for a Pulse width of 1ms		±30	А
Maximum loss	Pd	IGBT per channel	37	W

(3) Control (Pre-driver) Section

Parameter	Symbol	Remarks	Ratings	Unit
Pre-driver supply voltage	VD1,2,3,4	VB1-VS1, VB2-VS2, VB3-VS3, V _{DD} -V _{SS}	-0.3 to 20	V
Input signal voltage	VIN	HIN1, 2, 3, LIN1, 2, 3, PFCIN terminal	-0.3 to $V_{\hbox{\scriptsize DD}}$	V
FLTEN terminal voltage	VFLTEN	FLTEN terminal	-0.3 to $V_{\hbox{\scriptsize DD}}$	V
ITRIP terminal voltage	VITRIP	ITRIP terminal	-0.3 to 10	V
PFCTRIP terminal voltage	VPFCTRIP	PFCTRIP terminal	-1.5 to 2.0	V

(4) Total

(.)				
Parameter Symbol		Remarks	Ratings	Unit
Junction temperature	Tj	IGBT, FRD	150	°C
Storage temperature	Tstg		-40 to +125	°C
Operating Case temperature	Tc	IPM case temperature	-20 to +100	°C
Tightening torque	MT	Case mounting screws (*3)	0.9	N•m
Withstand voltage	Vis	50Hz sine wave AC 1 minute (*4)	2000	Vrms

^{*1.} Stresses exceeding those listed in the Absolute Maximum Rating table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

*2. Surge voltage developed by the switching operation due to the wiring inductance between VCC and UN(VN, WN) terminal.

^{*3.} Flatness of the heat-sink should be less than 0.15mm.
*4. Test conditions : AC2500V, 1s.

THERMAL CHARACTERISTICS

Parameter	Symbol	Value	Unit
PFC IGBT(Q1) Thermal Resistance, Junction-to-Case	θj-c(T)	2.3	°C/W
PFC FRD(D1) Thermal Resistance, Junction-to-Case	θj-c(D)	2.5	°C/W
Inverter Single IGBT Thermal Resistance, Junction-to-Case	θj-c(T)	3.5	°C/W
Inverter Single FRD Thermal Resistance, Junction-to-Case	θj-c(D)	6.0	°C/W

RECOMMENDED OPERATING RANGES (Note *5)

Parameter	Symbol	Conditions	min	typ	max	Unit
Supply voltage	VCC	V _{CC} to –V _{CC} , UN, VN, WN	0	280	400	V
Due duives events veltere	VD1,2,3	VB1 to U,VB2 to V,VB3 to W	12.5	15	17.5	V
Pre-driver supply voltage	VD4	V _{DD} to V _{SS} (*6)	13.5	13.5 15 16.5		V
ON-state input voltage	V _{IN} (ON)	HIN1,HIN2,HIN3,LIN1,LIN2,LIN3,	2.5	-	5.0	
OFF-state input voltage	V _{IN} (OFF)	PFCIN	0	-	0.3	V
PWM frequency (PFC part)	fPWMp		1	-	40	kHz
PWM frequency (Inverter part)	fPWMi		1	-	20	kHz
Dead time	DT	Upper/lower input signal downtime	1.5	-	-	μs
Allowable input pulse width	PWIN	ON and OFF	1	-	-	μs
Tightening torque	MT	'M3' type screw	0.6	-	0.9	N∙m

^{*5.} Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

^{*6.} Pre-driver power supply (VD4=15±1.5V) must have the capacity of Io=20mA(DC), 0.5A(Peak).

ELECTRICAL CHARACTERISTICS

Tc=25°C, VB1, VB2, VB3, VDD=15V unless otherwise noted. (Notes *7, *8)

(1) PFC Section

Parameter	Symbol	Conditions	min	typ	max	Unit
Power output section						
Collector-emitter cut-off current	ICE	V _{CE} =600V	-	-	0.1	mA
Reverse leakage current(FRD1)	IR	VR=600V	-	-	0.1	mA
Collector-emitter saturation voltage	\/CE(aat)	IC=30A, Tj=25°C	-	2.2	2.8	V
	VCE(sat)	IC=15A, Tj=100°C	-	1.8	-	V
Diede femand with as (FDD4)	VF1	IF=30A, Tj=25°C	-	1.8	2.4	V
Diode forward voltage(FRD1)	VFI	IF=15A, Tj=100°C	-	1.3	-	V
Diode forward voltage(FRD2)	VF2	IF=5A, Tj=25°C	-	1.7	2.3	V
Switching characteristics						
Cuitabina tima	tON	Io=30A, V _{CC} =300V	0.1	0.4	0.9	μs
Switching time	tOFF	VD=15V,L=0.5mH, Tc=25°C	0.1	0.4	0.9	μs
Diode reverse recovery time	trr	Io=15A, V _{CC} =300V VD=15V, Tc=100°C	-	80	-	ns

(2) Inverter Section

(L) IIIVOITOI COOLIOII						
Parameter	Symbol	Symbol Conditions		typ	max	Unit
Power output section						
Collector-emitter cut-off current	ICE	V _{CE} =600V	-	-	0.1	mA
Bootstrap diode reverse current	IR(DB)	VR(DB)=600V	-	-	0.1	mA
Collector emitter esturation valtage	V _{CE} (sat)	IC=15A, Tj=25°C	-	2.0	2.6	V
Collector-emitter saturation voltage	v CE(sat)	IC=8A, Tj=100°C - 1.7		1.7	-	V
Diada faranada alkana	VF	IF=15A, Tj=25°C	-	2.1	2.7	V
Diode forward voltage	VF	IF=8A, Tj=100°C	- 1.7 -		\ \ \	
Switching characteristics						
Constability of time of	tON	10-10/4		0.5	1.0	μs
Switching time	tOFF			0.7	1.2	μs
Reverse bias safe operating area	RBSOA	Io=30A, VCE=450V Full square		-		
Short circuit safe operating area	SCSOA	V _{CE} =400V	4	-	-	μs
Allowable offset voltage slew rate	dv/dt	dt Between U,V,W to UN, VN, WN		-	50	V/ns

(3) Control (Pre-driver) Section

Parameter	Symbol	Conditions	min	typ	max	Unit
Dec dei con control de la cont	ID.	VD1, 2, 3=15V	-	0.08	0.4	A
Pre-driver current consumption	ID	VD4=15V	-	0.85	2.4	mA
High level input voltage	Vin H	HIN1, 2, 3, LIN1, 2, 3,	2.5	-	-	V
Low level input voltage	VIN L	PFCIN to VSS	-	-	0.8	V
Logic1 input leakage current	lin+	V _{IN} =+3.3V	-	100	143	μΑ
Logic0 input leakage current	lin-	V _{IN} =0V	-	-	2	μΑ
FLTEN terminal input electric current	IoSD	FAULT:ON / VFLTEN=0.1V	-	2	-	mA
FAULT clearance delay time	FLTCLR	Fault output latch time	1	2	3	ms
FLTEN threshold	VEN+	VEN rising	-	-	2.5	V
	VEN-	VEN falling	0.8	-	-	V
ITRIP threshold voltage	Vitrip	ITRIP to V _{SS}	0.44	-	0.54	V
PFCTRIP threshold voltage	VPFCTRIP	PFCTRIP to V _{SS}	-0.37	-	-0.25	V
ITRIP to shutdown propagation delay	titrip		490	600	850	ns
PFCTRIP to shutdown propagation delay	t PFCTRIP		440	550	800	ns
ITRIP and PFCTRIP blanking time	titripbl tpfctripbl		250	350	-	ns
VDD and VBS supply undervoltage protection reset	VDDUV+ VBSUV+		10.5	11.1	11.7	V
VDD and VBS supply undervoltage protection set	VDDUV- VBSUV-		10.3	10.9	11.5	V
VDD and VBS supply undervoltage hysteresis	Vccuvh Vbsuvh		0.14	0.2	-	٧

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

*8. Reference voltage is "VSS" terminal voltage unless otherwise specified.

- 1. The pre-drive power supply low voltage protection has approximately 200mV of hysteresis and operates as follows.
 - Upper side: The gate is turned off and will return to regular operation when recovering to the normal voltage, but the latch will continue till the input signal will turn 'low'.
 - Lower side : The gate is turned off and will automatically reset when recovering to normal voltage. It does not depend on input signal voltage.
- 2. When assembling the IPM on the heat sink the tightening torque range is 0.6Nm to 0.9Nm.
- 3. The pre-drive low voltage protection protects the device when the pre-drive supply voltage falls due to an operating malfunction.
- 4. When use the over-current protection with external shunt resistor, please set the current protection level to be equal to or less than the rating of output peak current.

The characteristic of Thermistor

Parameter	Symbol	Condition	Min	Typ.	Max	Unit
Resistance	R ₂₅	Tc=25°C	99	100	101	kΩ
Resistance	R ₁₀₀	Tc=100°C	5.18	5.38	5.60	kΩ
B-Constant(25-50°C)	В		4208	4250	4293	K
Temperature Range			-40		+125	°C

TYPICAL CHARACTERISTICS




Figure 3. Thermistor resistance – Case temperature




Figure 4. Thermistor voltage – Case temperature (Reference)

Timing Chart

■ UVLO(under Voltage Lockout) protection





Figure 5. UVLO timing diagram

- When V_{DD} decreases all gate output signals will go low and cut off all 6 IGBT outputs. When V_{DD} rises the operation will resume immediately.
- 2. When the upper side voltage at VB1, VB2 and VB3 drops only the corresponding upper side output is turned off. The outputs return to normal operation immediately after the upper side gate voltage rises.




1. When VITRIP exceeds threshold all IGBT's are turned off and normal operation resumes 2ms (typ) after over current condition is removed.

Test Circuit

■ ICES, IR(DB)

	+	V+	W+	J	V-	W-	Q1
Α	16	16	16	13	9	5	1
В	13	9	5	22	21	20	19


	U(DB)	V(DB)	W(DB)	D1
Α	12	8	4	16
В	35	35	35	1



< Figure 7. Test circuit for ICES, IR>

■ V_{CE}(sat) (Test by pulse)

	U+	V+	W+	U-	V-	W-	Q1
Α	16	16	16	13	9	5	1
В	13	9	5	22	21	20	19
С	23	24	25	26	27	28	29




< Figure 8. Test circuit for VCE(sat)>

■ VF (Test by pulse)

	U+	V+	W+	U-	V-	W-
Α	16	16	16	13	9	5
В	13	9	5	22	21	20


	U(DB)	V(DB)	W(DB)	D1	D2
Α	12	8	4	16	1
В	34	34	34	1	19



< Figure 9. Test circuit for VF>

■ ID


	VD1	VD2	VD3	VD4
Α	12	8	4	34
В	13	9	5	35




< Figure 10. Test circuit for ID>

■ VITRIP, VPFCTRIP

	VITRIP(U-)	VPFCTRIP
Α	13	1
В	22	19
С	26	29
D	32	31




< Figure 11. Test circuit for VITRIP, VPFCTRIP>




■ Switching time

	U+	V+	W+	U-	V-	W-	Q1
Α	16	16	16	16	16	16	16
В	22	21	20	22	21	20	19
С	13	9	5	13	9	5	1
D	22	21	20	16	16	16	16
Е	23	24	25	26	27	28	29



< Figure 12. Test circuit for Switching time>



Usage Precaution


- 1. This IPM includes internal bootstrap circuit. By adding a bootstrap capacitor "CB", a high side drive voltage is generated; each phase requires an individual bootstrap capacitor. The recommended value of CB is in the range of 1 to 47µF, however, this value needs to be verified prior to production. When not using the bootstrap circuit, each high side pre-drive power supply requires an external independent power supply.
- 2. It is essential that wirning length between terminals in the snubber circuit be kept as short as possible to reduce the effect of surge voltages. Recommended value of "CS" is in the range of 0.1 to 10μF.
- 3. The "FLTEN" terminal is open Drain (It is operating as "FLTEN" when becoming Low). This terminal serves as the shut down function of the built-in pre-driver (When the terminal voltage is above 2.5V, normalcy works, and it is shut down when it is equal to or less than 0.8V). Please make pulling up outside so that "FLTEN" terminal voltages become more than 2.5V. When the pull up voltage (VP) is at 5V, pull up resistor (RP) connects above 6.8kΩ, and in case of VP=15V, RP connects above 20kΩ.
- 4. Inside the IPM, a thermistor used as the temperature monitor for internal substrate is connected between TH terminal and V_{SS} terminal, therefore, an external pull up resistor connected between the TH terminal and an external power supply should be used.
- 5. The pull-down resistor (:33kΩ(typ)) is connected with the inside of the signal input terminal, but please connect the pull-down resistor(about 2.2 to 3.3kΩ) outside to decrease the influence of the noise by wiring etc.
- 6. As protection of IPM to the unusual current by a short circuit etc, it recommends installing shunt resistors and an over-current protection circuit outside. Moreover, for safety, installation of a fuse in V_{CC} line, etc. is recommended.
- 7. Disconnection of terminals U, V, or W during normal motor operation will cause damage to IPM, use caution with this connection.
- 8. The "ITRIP" terminal and the "PFCTRIP" terminal are the input terminal of the built-in comparator. It can stop movement by inputting the voltage more than reference voltage. (At the time of movement, usually those terminals give it for the voltage less than reference voltage). Please use it as various protections such as the over-current protection (feedback from external shunt resistance). In addition, the protection movement is not done a latch of. After the protection movement end, It becomes the movement return state after 2ms (typ.). So, please do the protection movement detection of all input signals in OFF (LOW) promptly afterward.
- 9. When input pulse width is less than 1µs, an output may not react to the pulse. (Both ON signal and OFF signal)

PACKAGE DIMENSIONS


unit: mm

The tolerances of length are +/- 0.5mm unless otherwise specified.

Missing Pin: 2, 3, 6, 7, 10, 11, 14, 15, 17, 18



62.0



Mark of No.1 pin identification. note1:

note2: The form of a character in this drawing differs

from that of IPM.

note3:

This indicates the Lot code.
The form of a character in this drawing differs

from that of IPM.

No. Part Name Material Treatment **EPOXY** 1 Case 2 Substrate **IMST Substrate** Lead Frame Cu Sn

ORDERING INFORMATION

Device	Package	Shipping (Qty / Packing)	
STK57FU394A-E	SIP35 56x25.8 / SIP2A (Pb-Free)	8 / Tube	

ON Semiconductor and the ON logo are registered trademarks of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries. SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent re