

# 8-Mbit (1M words × 8-bit) Static RAM with Error-Correcting Code (ECC)

### **Features**

- Ultra-low standby power
  - Typical standby current: 5.5 μA
  - Maximum standby current: 16 μA
- High speed: 45 ns
- Embedded error-correcting code (ECC) for single-bit error correction<sup>[1, 2]</sup>
- Operating voltage range: 4.5 V to 5.5 V
- 1.0-V data retention
- Transistor-transistor logic (TTL) compatible inputs and outputs
- Available in Pb-free 44-pin TSOP II package

### **Functional Description**

CY62158H is a high-performance CMOS low-power (MoBL) SRAM device with embedded ECC.


Device is accessed by asserting both chip enable inputs –  $\overline{\text{CE}}_1$  as LOW and  $\text{CE}_2$  as HIGH.

Write to the device is performed by taking Chip Enable 1 ( $\overline{\underline{CE}}_1$ ) LOW and Chip Enable 2 ( $\overline{CE}_2$ ) HIGH and the Write Enable (WE) input LOW. Data on the eight I/O pins (I/O $_0$  through I/O $_7$ ) is then written into the location specified on the address pins ( $A_0$  through  $A_{19}$ ).

Read from the device is performed by taking Chip Enable 1 ( $\overline{\text{CE}}_1$ ) and Output Enable ( $\overline{\text{OE}}$ ) LOW and Chip Enable 2 ( $\text{CE}_2$ ) HIGH while forcing Write Enable ( $\overline{\text{WE}}$ ) HIGH. Under these conditions, the contents of the memory location specified by the address pins will appear on the I/O pins.

The eight input and output pins (I/O $_0$  through I/O $_7$ ) are placed in a high-impedance state when the device is deselected ( $\overline{\text{CE}}_1$  HIGH or CE $_2$  LOW), the outputs are disabled ( $\overline{\text{OE}}$  HIGH), or a write operation is in progress ( $\overline{\text{CE}}_1$  LOW and CE $_2$  HIGH and  $\overline{\text{WE}}$  LOW). See the Truth Table – CY62158H on page 11 for a complete description of read and write modes.

# Logic Block Diagram - CY62158H



- This device does not support automatic write-back on error detection.
- 2. SER FIT Rate <0.1 FIT/Mb. Refer AN88889 for details.



### **Contents**

Product Portfolio	3
Pin Configurations - CY62158H	
Maximum Ratings	4
Operating Range	4
DC Electrical Characteristics	4
Capacitance	5
Thermal Resistance	5
AC Test Loads and Waveforms	5
Data Retention Characteristics	6
Data Retention Waveform	
Switching Characteristics	
Switching Waveforms	
Truth Table - CY62158H	

Ordering Information	12
Ordering Code Definitions	
Package Diagram	
Acronyms	14
Document Conventions	
Units of Measure	14
Document History Page	15
Sales, Solutions, and Legal Information	
Worldwide Sales and Design Support	
Products	
PSoC® Solutions	16
Cypress Developer Community	16
Technical Support	




### **Product Portfolio**

					Power Dis		ssipation		
Product	Features and Options (see Pin	Range	V <sub>CC</sub> Range	Speed	Operating $I_{CC}$ (mA) $f = f_{max}$ $Typ^{[3]} \qquad Max$		Standby	L (11A)	
Floudet	Configurations – CY62158H)	Kange	(V)	(ns)			Standby I <sub>SB2</sub> (µA)		
							<b>Typ</b> <sup>[3]</sup>	Max	
CY62158H	Dual Chip Enable	Industrial	4.5 V–5.5 V	45	29	36	5.5	16	

# Pin Configurations - CY62158H

Figure 1. 44-pin TSOP II Pinout [4]



Notes

3. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = 5 V (for V<sub>CC</sub> range of 4.5 V–5.5 V), T<sub>A</sub> = 25 °C.

4. NC pins are not connected internally to the die and are typically used for address expansion to a higher-density device. Refer to the respective datasheets for pin configuration.



# **Maximum Ratings**

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested. Storage temperature ......-65 °C to + 150 °C Ambient temperature

Supply voltage to ground potential ..... -0.5 V to  $V_{CC}$  + 0.5 V

DC input voltage <sup>[5]</sup>	–0.5 V to V <sub>CC</sub> + 0.5 V
Output current into outputs (LOW)	20 mA
Static discharge voltage (MIL-STD-883, Method 3015)	>2001 V
Latch-up current	>140 mA

### **Operating Range**

Grade	Ambient Temperature	<b>V</b> cc <sup>[6]</sup>
Industrial	–40 °C to +85 °C	4.5 V to 5.5 V

### **DC Electrical Characteristics**

Over the Operating Range of -40 °C to 85 °C

Davamatav	Dancer	intino	Test Conditions				Unit	
Parameter	Descr	ription	lest Conditi	ons	Min Typ <sup>[7]</sup> Max			Unit
V <sub>OH</sub>	Output HIGH	4.5 V to 5.5 V	$V_{CC}$ = Min, $I_{OH}$ = $-1.0$ mA		2.4	_	_	V
	voltage	4.5 V to 5.5 V	$V_{CC}$ = Min, $I_{OH}$ = $-0.1$ m	ıA	$V_{CC} - 0.4^{[8]}$	_	_	
V <sub>OL</sub>	Output LOW voltage	4.5 V to 5.5 V	$V_{CC}$ = Min, $I_{OL}$ = 2.1 mA		_	-	0.4	V
V <sub>IH</sub> <sup>[5]</sup>	Input HIGH voltage	4.5 V to 5.5 V	_		2.2	-	V <sub>CC</sub> + 0.5	V
V <sub>IL</sub> <sup>[5]</sup>	Input LOW voltage	4.5 V to 5.5 V	-		-0.5	_	0.8	V
I <sub>IX</sub>	Input leakage cu	rrent	$GND \le V_{IN} \le V_{CC}$	$GND \le V_{IN} \le V_{CC}$		-	+1.0	μΑ
I <sub>OZ</sub>	Output leakage	current	GND ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub> , Out	GND ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub> , Output disabled		_	+1.0	μΑ
I <sub>CC</sub>	V <sub>CC</sub> operating su	upply current	V <sub>CC</sub> = Max, I <sub>OUT</sub> = 0 mA, CMOS levels	f = 22.22 MHz (45 ns)	_	29.0	36.0	mA
				f = 1 MHz	_	7.0	9.0	
I <sub>SB1</sub> <sup>[9]</sup>	Automatic power CMOS inputs; V <sub>CC</sub> = 4.5 to 5.5		$\overline{\text{CE}}_1 \ge \text{V}_{\text{CC}} - 0.2 \text{ V or } \text{CE}_2 \le 0.2 \text{ V},$ $\text{V}_{\text{IN}} \ge \text{V}_{\text{CC}} - 0.2 \text{ V, } \text{V}_{\text{IN}} \le 0.2 \text{ V,}$ $\text{f} = \text{f}_{\text{max}} \text{ (address and data only),}$		-	5.5	16.0	μА
. [9]	A			$f = 0$ ( $\overline{OE}$ , and $\overline{WE}$ ), $V_{CC} = V_{CC(max)}$			0.5	
I <sub>SB2</sub> <sup>[9]</sup>	Automatic power CMOS inputs;		$\overline{\text{CE}}_1 \ge \text{V}_{\text{CC}} - 0.2 \text{ V or }$ $\text{CE}_2 \le 0.2 \text{ V, or}$	25 °C <sup>[10]</sup> 40 °C <sup>[10]</sup>	_	5.5	6.5	μΑ
	V <sub>CC</sub> = 4.5 to 5.5 V		$V_{IN} \ge V_{CC} - 0.2 \text{ V or } V_{IN} \le 0.2 \text{ V},$		_	6.3	8.0	
			$f = 0, V_{CC} = V_{CC(max)}$	70 °C <sup>[10]</sup>	_	8.4	12.0	
				85 °C	_	12.0 <sup>[10]</sup>	16.0	

- 5. V<sub>IL(min)</sub> = -2.0 V and V<sub>IH(max)</sub> = V<sub>CC</sub> + 2 V for pulse durations of less than 20 ns.
   6. Full Device AC operation assumes a 100 μs ramp time from 0 to V<sub>CC(min)</sub> and 200 μs wait time after V<sub>CC</sub> stabilization.
   7. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = 5 V (for V<sub>CC</sub> range of 4.5 V–5.5 V), T<sub>A</sub> = 25 °C.
- This parameter is guaranteed by design and not tested.
   Chip enables (CE<sub>1</sub> and CE<sub>2</sub>) must be tied to CMOS levels to meet the I<sub>SB1</sub> / I<sub>SB2</sub> / I<sub>CCDR</sub> spec. Other inputs can be left floating.
   The I<sub>SB2</sub> limits at 25 °C, 40 °C, 70 °C and typical limit at 85 °C are guaranteed by design and not 100% tested.



# Capacitance


Parameter <sup>[11]</sup>	Description	Test Conditions	Max	Unit
C <sub>IN</sub>	Input capacitance	$T_A = 25 ^{\circ}\text{C}, f = 1 \text{MHz}, V_{CC} = V_{CC(typ)}$	10	pF
C <sub>OUT</sub>	Output capacitance		10	pF


### **Thermal Resistance**

Parameter <sup>[11]</sup>	Description	Test Conditions	44-pin TSOP II	Unit
$\Theta_{JA}$	Thermal resistance (junction to ambient)	Still air, soldered on a $3 \times 4.5$ inch, four-layer printed circuit board	66.93	°C/W
$\Theta_{\sf JC}$	Thermal resistance (junction to case)		13.09	°C/W

# **AC Test Loads and Waveforms**

Figure 2. AC Test Loads and Waveforms





Equivalent to: THÉVENIN EQUIVALENT

Parameters	5.0 V	Unit
R1	1800	Ω
R2	990	Ω
R <sub>TH</sub>	639	Ω
V <sub>TH</sub> 1.77		V
V <sub>HIGH</sub>	5.0	V

Note
11. Tested initially and after any design or process changes that may affect these parameters.




### **Data Retention Characteristics**

Over the Operating Range

Parameter	Description	Conditions	Min	<b>Typ</b> <sup>[12]</sup>	Max	Unit
V <sub>DR</sub>	V <sub>CC</sub> for data retention		1.0	_	_	V
I <sub>CCDR</sub> <sup>[13, 14]</sup>	Data retention current	1.2 V ≤ V <sub>CC</sub> ≤ 2.2 V,	_	7.0	26.0	μΑ
		$\overline{\text{CE}}_1 \ge \text{V}_{\text{CC}} - 0.2 \text{ V or CE}_2 \le 0.2 \text{ V},$				
		$V_{IN} \ge V_{CC} - 0.2 \text{ V or } V_{IN} \le 0.2 \text{ V}$				
		$2.2 \text{ V} < \text{V}_{CC} \le 3.6 \text{ V} \text{ or}$ $4.5 \text{ V} \le \text{V}_{CC} \le 5.5 \text{ V},$	_	5.5	16.0	μА
		$\overline{\text{CE}}_1 \ge \text{V}_{\text{CC}} - 0.2 \text{ V or CE}_2 \le 0.2 \text{ V},$				
		$V_{IN} \ge V_{CC} - 0.2 \text{ V or } V_{IN} \le 0.2 \text{ V}$				
t <sub>CDR</sub> <sup>[15]</sup>	Chip deselect to data retention time		0	_	-	_
t <sub>R</sub> <sup>[15, 16]</sup>	Operation recovery time		45	-	_	ns

### **Data Retention Waveform**

Figure 3. Data Retention Waveform



<sup>12.</sup> Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = 1.8 V (for V<sub>CC</sub> range of 1.65 V–2.2 V), V<sub>CC</sub> = 3 V (for V<sub>CC</sub> range of 2.2 V–3.6 V), and V<sub>CC</sub> = 5 V (for V<sub>CC</sub> range of 4.5 V–5.5 V), T<sub>A</sub> = 25 °C.

<sup>13.</sup> Chip enables  $(\overline{CE}_1)$  and  $CE_2$  must be tied to CMOS levels to meet the  $I_{SB1}/I_{SB2}/I_{CCDR}$  spec. Other inputs can be left floating.

 <sup>14.</sup> I<sub>CCDR</sub> is guaranteed only after device is first powered up to V<sub>CC(min)</sub> and brought down to V<sub>DR</sub>.
 15. These parameters are guaranteed by design.
 16. Full device operation requires linear V<sub>CC</sub> ramp from V<sub>DR</sub> to V<sub>CC(min)</sub> ≥ 100 μs or stable at V<sub>CC(min)</sub> ≥ 100 μs.



### **Switching Characteristics**

Parameter [17]	Description	45	45 ns		
Parameter	Description	Min	Max	Unit	
Read Cycle		•		•	
t <sub>RC</sub>	Read cycle time	45.0	_	ns	
t <sub>AA</sub>	Address to data valid	_	45.0	ns	
t <sub>OHA</sub>	Data hold from address change	10.0	_	ns	
t <sub>ACE</sub>	CE <sub>1</sub> LOW and CE <sub>2</sub> HIGH to data valid / CE LOW to ERR valid	_	45.0	ns	
t <sub>DOE</sub>	OE LOW to data valid / OE LOW to ERR valid	_	22.0	ns	
t <sub>LZOE</sub>	OE LOW to Low Z <sup>[18, 19, 20]</sup>	5.0	_	ns	
t <sub>HZOE</sub>	OE HIGH to High Z <sup>[18, 19, 20, 21]</sup>	_	18.0	ns	
t <sub>LZCE</sub>	CE <sub>1</sub> LOW and CE <sub>2</sub> HIGH to Low Z <sup>[18, 19, 20]</sup>	10.0	_	ns	
t <sub>HZCE</sub>	CE <sub>1</sub> HIGH and CE <sub>2</sub> LOW to High Z <sup>[18, 19, 20, 21]</sup>	_	18.0	ns	
t <sub>PU</sub>	CE <sub>1</sub> LOW and CE <sub>2</sub> HIGH to power-up <sup>[20]</sup>	0	_	ns	
t <sub>PD</sub>	CE <sub>1</sub> HIGH and CE <sub>2</sub> LOW to power-down <sup>[20]</sup>	_	45.0	ns	
Write Cycle <sup>[22, 23]</sup>			•	•	
t <sub>WC</sub>	Write cycle time	45.0	_	ns	
t <sub>SCE</sub>	CE <sub>1</sub> LOW and CE <sub>2</sub> HIGH to write end	35.0	_	ns	
t <sub>AW</sub>	Address setup to write end	35.0	_	ns	
t <sub>HA</sub>	Address hold from write end	0	_	ns	
t <sub>SA</sub>	Address setup to write start	0	_	ns	
t <sub>PWE</sub>	WE pulse width	35.0	_	ns	
t <sub>SD</sub>	Data setup to write end	25.0	_	ns	
t <sub>HD</sub>	Data hold from write end	0	_	ns	
t <sub>HZWE</sub>	WE LOW to High Z <sup>[18, 19, 20, 21]</sup>	_	18.0	ns	
t <sub>LZWE</sub>	WE HIGH to Low Z <sup>[18, 19, 20]</sup>	10.0	_	ns	

<sup>17.</sup> Test conditions assume signal transition time (rise/fall) of 3 ns or less, timing reference levels of 1.5 V (for V<sub>CC</sub> ≥ 3 V) and V<sub>CC</sub>/2 (for V<sub>CC</sub> < 3 V), and input pulse levels of 0 to 3 V (for V<sub>CC</sub> ≥ 3 V) and 0 to V<sub>CC</sub> (for V<sub>CC</sub> < 3V). Test conditions for the read cycle use output loading shown in AC Test Loads and Waveforms section, unless specified otherwise.</p>

<sup>18.</sup> At any temperature and voltage condition, t<sub>HZCE</sub> is less than t<sub>LZCE</sub>, t<sub>HZCE</sub> is less than t<sub>LZCE</sub>, and t<sub>HZWE</sub> is less than t<sub>LZWE</sub> for any device.

19. Tested initially and after any design or process changes that may affect these parameters.

<sup>20.</sup> These parameters are guaranteed by design and are not tested.

<sup>21.</sup>  $t_{HZOE}$ ,  $t_{HZCE}$ , and  $t_{HZWE}$  transitions are measured when the outputs enter a high impedance state.

<sup>22.</sup> The internal write time of the memory is defined by the overlap of  $\overline{\text{WE}} = \text{V}_{\text{IL}}$ ,  $\overline{\text{CE}}_1 = \text{V}_{\text{IL}}$ , and  $\text{CE}_2 = \text{V}_{\text{IH}}$ . All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must refer to the edge of the signal that terminates the write.

<sup>23.</sup> The minimum write cycle pulse width for Write cycle No. 2 (WE Controlled, OE Low) should be equal to he sum of the su



# **Switching Waveforms**

Figure 4. Read Cycle No. 1 (Address Transition Controlled)<sup>[24, 25]</sup>





Figure 5. Read Cycle No. 2 (OE Controlled)<sup>[25, 26, 27]</sup>



Notes 24. The device is continuously selected.  $\overline{\text{OE}}$  = V<sub>IL</sub>,  $\overline{\text{CE}}$  = V<sub>IL</sub>.

<sup>25.</sup> WE is HIGH for read cycle.

26. For all dual chip enable devices, CE is the logical combination of CE<sub>1</sub> and CE<sub>2</sub>. When CE<sub>1</sub> is LOW and CE<sub>2</sub> is HIGH, CE is LOW; when CE<sub>1</sub> is HIGH or CE<sub>2</sub> is LOW, CE is HIGH.

<sup>27.</sup> Address valid prior to or coincident with CE LOW transition.



# Switching Waveforms (continued)

DATA<sub>IN</sub> VALID

Figure 6. Write Cycle No. 1 (WE Controlled)<sup>[28, 29, 30]</sup>

<sup>28.</sup> For all dual chip enable devices,  $\overline{\text{CE}}$  is the logical combination of  $\overline{\text{CE}}_1$  and  $\overline{\text{CE}}_2$ . When  $\overline{\text{CE}}_1$  is LOW and  $\overline{\text{CE}}_2$  is HIGH,  $\overline{\text{CE}}$  is LOW; when  $\overline{\text{CE}}_1$  is HIGH or  $\overline{\text{CE}}_2$  is LOW,  $\overline{\text{CE}}$  is HIGH.

<sup>29.</sup> The internal write time of the memory is defined by the overlap of  $\overline{WE} = V_{|L}$ ,  $\overline{CE}_1 = V_{|L}$ , and  $CE_2 = V_{|H}$ . All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must refer to the edge of the signal that terminates the write.

<sup>30.</sup> Data I/O is in the high-impedance state if  $\overline{\text{CE}} = \text{V}_{\text{IH}}$ , or  $\overline{\text{OE}} = \text{V}_{\text{IH}}$ . 31. During this period, the I/Os are in output state. Do not apply input signals.



# Switching Waveforms (continued)

Figure 7. Write Cycle No. 2 (WE Controlled,  $\overline{\text{OE}}$  Low) [32, 33, 34, 35]





Figure 8. Write Cycle No. 3 (CE Controlled)[32, 33, 34]



- 32. For all dual chip enable devices,  $\overline{CE}$  is the logical combination of  $\overline{CE}_1$  and  $\overline{CE}_2$ . When  $\overline{CE}_1$  is LOW and  $\overline{CE}_2$  is HIGH,  $\overline{CE}$  is LOW; when  $\overline{CE}_1$  is HIGH or  $\overline{CE}_2$  is LOW,  $\overline{CE}$  is HIGH.
- 33. The internal write time of the memory is defined by the overlap of  $\overline{WE} = V_{|L|}$ ,  $\overline{CE}_1 = V_{|L|}$ , and  $CE_2 = V_{|H|}$ . All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must refer to the edge of the signal that terminates the write.
- 34. Data I/O is in high impedance state if  $\overline{CE} = V_{IH}$ , or  $\overline{OE} = V_{IH}$ .
- 35. The minimum write cycle pulse width should be equal to the sum of the  $t_{\text{HZWE}}$  and  $t_{\text{SD}}$ .
- 36. During this period I/O are in the output state. Do not apply input signals.



### Truth Table - CY62158H

CE <sub>1</sub>	CE <sub>2</sub>	WE	ŌĒ	I/Os	Mode	Power
Н	X <sup>[37]</sup>	X <sup>[37]</sup>	X <sup>[37]</sup>	High Z	Deselect / Power down	Standby (I <sub>SB2</sub> )
X <sup>[37]</sup>	L	X <sup>[37]</sup>	X <sup>[37]</sup>	High Z	Deselect / Power down	Standby (I <sub>SB2</sub> )
L	Н	Н	L	Data Out (I/O <sub>0</sub> –I/O <sub>7</sub> )	Read	Active (I <sub>CC</sub> )
L	Н	Н	Н	High Z	Output disabled	Active (I <sub>CC</sub> )
L	Н	L	Х	Data In (I/O <sub>0</sub> –I/O <sub>7</sub> )	Write	Active (I <sub>CC</sub> )


37. The 'X' (Don't care) state for the chip enables refer to the logic state (either HIGH or LOW). Intermediate voltage levels on these pins is not permitted.



# **Ordering Information**

Speed (ns)	Ordering Code	Package Diagram	Package Type (all Pb-free)	Operating Range
45	CY62158H-45ZSXI	51-85087	44-pin TSOP II (Pb-free)	Industrial
	CY62158H-45ZSXIT			


### **Ordering Code Definitions**





# **Package Diagram**

Figure 9. 44-pin TSOP Z44-II Package Outline, 51-85087





# **Acronyms**

Table 1. Acronyms Used in this Document

Acronym	Description			
CE	Chip Enable			
CMOS	Complementary Metal Oxide Semiconductor			
I/O	Input/Output			
OE	Output Enable			
SRAM	Static Random Access Memory			
VFBGA	Very Fine-Pitch Ball Grid Array			
WE	Write Enable			
ECC	Error Correcting Code			

# **Document Conventions**

### **Units of Measure**

Table 2. Units of Measure

Symbol	Unit of Measure	
°C	degree Celsius	
MHz	megahertz	
μΑ	microampere	
μS	microsecond	
mA	milliampere	
mm	millimeter	
ns	nanosecond	
Ω	ohm	
%	percent	
pF	picofarad	
V	volt	



# **Document History Page**

	Document Title: CY62158H MoBL <sup>®</sup> , 8-Mbit (1M words × 8-bit) Static RAM with Error-Correcting Code (ECC) Document Number: 001-96968					
Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change		
*B	5258628	NILE	05/06/2016	Changed status from Preliminary to Final.		
*C	5430402	VINI	09/13/2016	Updated DC Electrical Characteristics: Updated Note 5 (Replaced 2 ns with 20 ns). Updated Ordering Information: Updated part numbers. Updated to new template.		
*D	5980470	AESATMP8	11/30/2017	Updated logo and Copyright.		
*E	6122301	NILE	04/04/2018	Updated Features: Referred Note 1 in "Embedded error-correcting code (ECC) for single-bit error correction". Added Note 2 and referred the same note in "Embedded error-correcting code (ECC) for single-bit error correction". Updated to new template. Completing Sunset Review.		



### Sales, Solutions, and Legal Information

### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

### **Products**

Arm® Cortex® Microcontrollers cypress.com/arm Automotive cypress.com/automotive Clocks & Buffers cypress.com/clocks Interface cypress.com/interface Internet of Things cypress.com/iot Memory cypress.com/memory Microcontrollers cypress.com/mcu **PSoC** cypress.com/psoc

Power Management ICs cypress.com/pmic
Touch Sensing cypress.com/touch
USB Controllers cypress.com/usb
Wireless Connectivity cypress.com/wireless

### PSoC® Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6 MCU

### **Cypress Developer Community**

Community | Projects | Video | Blogs | Training | Components

### **Technical Support**

cypress.com/support

© Cypress Semiconductor Corporation, 2015-2018. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.