

**NavChip**<sup>TM</sup> **Interface Control Document** 

Document: ICD-0017

Revision: 3 Date: 2015-08-12

## **NavChip**<sup>TM</sup> **Interface Control Document (ICD)**

(And InertiaCubeNC Products)

#### Firmware 1.155 and later

#### Revision history:

Rev	Date	Firmware	Comments
1	2015-05-15	1.152	Preliminary release
2	2015-07-15	1.155	Updated register map to include magnetometer registers
3	2015-08-06	1.155	Corrected register description of calibration date parsing

### Thales Visionix, Inc. Proprietary

**NavChip**<sup>TM</sup> **Interface Control Document** 

#### Document: ICD-0017 Revision: 3

## Date: 2015-08-12

#### **Table of Contents**

Ta	able of	Con	itents	2
Ta	ables			4
1	Intr	odu	ction	5
2	Nav	<i>C</i> hi	p interfaces and modes	5
	2.1	Inte	rfaces	
	2.1.	-	UART interface	
		.2	SPI interface	
	2.2	•	chronization	
	2.3		des	
	2.3.	_	Bootloader Mode	
	2.3.		Operating Mode	
3			inications protocol	
	3.1		ket structure	
	3.1.		Command packet structure	
	3.1.		Reply packet structure	
	3.2		a and baud rates	
	3.3		Chip command set	
	3.4		or/status reporting (QBIT/TBIT/CBIT)	
	3.5		ket Data Items	
	3.5.		PacketID	
	3.5.		Packet Transmission Latency (PTL)	
	3.5.	_	DeltaTheta	
	3.5.		DeltaV	
	3.5.		Mag <sub>I</sub>	
	3.5.	-	Discrete flag byte	
	3.6		esight matrix	
	3.7		a Packet Types	
	3.7.	_	Packet Type 3: Compensated $\Delta\theta$ and $\Delta V$ (default)	
	3.7.		Packet Type 4: Compensated $\Delta\theta$ , $\Delta V$ and $M$	
4		_	ration Register Set	
	4.1		nfiguration Register Map	
	4.2	Cor	ofiguration Register Details	25

### Thales Visionix, Inc. Proprietary

### Document: ICD-0017

#### Revision: 3 Date: 2015-08-12

# NavChip<sup>TM</sup> Interface Control Document

#### **Figures**

Figure 1: SPI packet timing diagram	6
Figure 2: SPI byte timing diagram	7
Figure 3: External synchronization timing diagram	
Figure 4: External Sync timing	8
Figure 5: NavChip mode transition diagram	9

### Thales Visionix, Inc. Proprietary

**NavChip**<sup>TM</sup> **Interface Control Document** 

### Document: ICD-0017

#### Revision: 3 Date: 2015-08-12

### **Tables**

Table 1: SPI signal descriptions	<i>6</i>
Table 2: SPI timing	7
Table 3: External Sync timing	
Table 4: NavChip start-up sequence timing	
Table 5: Command packet structure	
Table 6: Reply packet structure	
Table 7: NavChip data output rate	12
Table 8: NavChip baud rates	
Table 9: NavChip command set	
Table 10: Discrete flag byte description	17
Table 11: NavChip Packet Type 3	
Table 12: NavChip Packet Type 4	20
Table 13: NavChip Configuration Registers Map	22
Table 14: NavChip Configuration Register Details	

#### Thales Visionix, Inc. Proprietary

#### NavChip™ Interface Control Document

Document: ICD-0017 Revision: 3 Date: 2015-08-12

#### 1 Introduction

This document defines the protocol interface of the NavChip with the host system. Electrical and mechanical interfaces are described separately in the NavChip datasheet, which should be used in conjunction with this ICD. This NavChip interface control document fully describes the NavChip packet structure and all commands, responses and output data packet formats that are applicable to the NavChip.

The NavChip commands and responses are listed in Table 9 in Section 3.3. For basic operation, one needs only to apply power, and then send the Start Streaming command, which will cause the NavChip to start streaming out the default data packet type (type 3) at the default data rate (200 Hz). Optionally, before entering streaming mode, the Set Register command can be used to configure a different output data packet type, data rate, baud rate, etc. The output data packet types are documented in Section 3.5, and currently includes two pre-set data packet formats.

### 2 NavChip interfaces and modes

#### 2.1 Interfaces

NavChip supports UART and SPI interfaces for communications with external systems, operating at 3V TTL levels. All commands, acknowledgements and data packet messages operate identically for both the interfaces. It is possible to switch between the interfaces to execute commands, but commands should not be sent on both of the interfaces at the same time. To switch between interfaces, simply send any command on an interface, and it will switch to the active interface. The default interface is the UART (the default interface is used when streaming data on start-up, though the NavChip automatically switches between interfaces whenever it receives data on a given interface).

#### 2.1.1 UART interface

The NavChip UART external communication interface is a full-duplex serial communication port. The default baud rate is 115,200 bps with 1 start bit, 1 stop bit, and no parity. The UART receives commands on the RX pin, and transmits outgoing messages on the TX pin, including both command replies and streaming data packets.

#### 2.1.2 SPI interface

The NavChip also supports SPI based communication with external systems and operates in slave mode. The SPI interface includes SPI clock (SCK), SPI data-out (SDO), SPI data-in (SDI), and SPI chip-select (SCS) signals for communication as well as serial data ready (SDR) signal for handshake. The serial data ready (SDR) signal transitions from low to high when a new data packet or command acknowledgement is loaded into the buffer and ready to be clocked out by the master device. The SPI chip select (SCS) line is



#### NavChip<sup>TM</sup> Interface Control Document


Document: ICD-0017 Revision: 3

Date: 2015-08-12

used to select the SPI port, the SPI peripheral clocks out the data only when the SCS line is low.

Table 1: SPI signal descriptions

Signal name	Description
SCK	SPI serial clock
SDO	SPI data output
SDI	SPI data In
SCS	SPI chip select
SDR	SPI data ready



The data ready signal goes low once all the data in the buffer is clocked out and stays low until a new data packet or command acknowledgement is available in the transmission buffer. If the host does not clock out the current data packet, it will be discarded and the SDR line will go low for approximately 50 µs before new data is ready, so every new data packet will generate a rising edge on SDR which can be used to interrupt the host controller.




Figure 1: SPI packet timing diagram

The serial peripheral interface (SPI) port is configured as a SPI slave and the data can be clocked out at rates up to 8 Mbps. The SPI port is configured so that the idle state for the master clock is a high level (clock polarity, CPOL=1). Data is read from SDO/written to SDI by the SPI master on the rising edge (clock phase, CPHA=1). The data to/from the



Document: ICD-0017

Revision: 3 Date: 2015-08-12

#### NavChip<sup>TM</sup> Interface Control Document

SPI port is formatted in 8-bit big endian words. SCS may either remain low between bytes, or toggle high as shown by the dotted lines in Figure 2.




Figure 2: SPI byte timing diagram

**Table 2: SPI timing** 

			Value	
Parameter	Description	Min	Max	Units
$f_{SCK}$	SPI serial clock frequency		8	MHz
$t_1$	Data ready(SDR) to chip select (SCS) time	25		ns
$t_2$	Chip select(SCS) to clock edge (SCK) time	25		ns
$t_3$	Clock edge(SCK) to output bit stable (SDO) time	25		ns
$t_4$	SDI setup time before clock edge(SCK)	65		ns
$t_5$	Inter-byte delay	200		ns



NavChip<sup>TM</sup> Interface Control Document

Document: ICD-0017 Revision: 3

Date: 2015-08-12

#### 2.2 Synchronization

NavChip has the capability to synchronize its data sampling to an external rising edge signal applied at the Sync pin. If the sync function is not turned on, or the sync signal is not exercised, the NavChip will free-run and output data packets at the specified rate, with a clock accuracy of  $\pm 20$  ppm. When the sync function is enabled, the sync signal can be used to synchronize the NavChip's internal 1 KHz data acquisition, processing and transmission to an external signal.




Figure 3: External synchronization timing diagram

Sync pulses may be sent to the NavChip at any rate whose period, P, is an integer number of milliseconds. The external sync source must have a clock drift less than 20 microseconds over the period P. Each received sync pulse will cause the NavChip to adjust its internal data acquisition timer to match the external clock. Once synchronized, sync pulses that fall outside of the  $\pm 20~\mu s$  boundary will be ignored. Sync pulses must be received at least once every second in order to keep the NavChip "in sync". After two seconds without acceptable pulses, the NavChip will be "out of sync", and the next received pulse will re-initialize the synchronization, which may cause the CBIT of the data to fail on that cycle. If the sync rate is an integer multiple of the data transmission rate and the system remains in sync, then the data transmission times will continue to have the same phase relative to the sync pulse on each sync cycle. The NavChip triggers on the rising edge of the sync pulse.




Figure 4: External Sync timing

**Table 3: External Sync timing** 

			alue	
Parameter	Description		Max	Units
$t_{\mathrm{SPW}}$	Sync pulse (positive) width	0.01	900	us
P	Sync pulse period (integer milliseconds)	1	1,000	ms



#### NavChip<sup>TM</sup> Interface Control Document

Document: ICD-0017 Revision: 3

Date: 2015-08-12

**2.3 Modes**The NavChip implements a partitioned firmware for operation in **Bootloader Mode** and **Operating Mode**. Figure 5 illustrates the different modes and possible transition paths

between them.

#### 2.3.1 Bootloader Mode

NavChip has a capability to perform a firmware upgrade in the field. On power-up the NavChip executes a ½ second Delay Boot Mode where it is waiting for either a Ping command to exit Bootloader Mode and jump to Operating Mode or a Firmware Upgrade command to jump to Firmware Upgrade Mode. Firmware upgrade in the field can be performed by customers using a Thales Visionix provided upgrade utility, such as *Hardware Diagnostics* or *DeviceTool2*.

#### 2.3.2 Operating Mode

Once the NavChip exits the ½ second Delay Boot Mode it enters Startup Mode where it initializes the hardware and performs quick built-in-tests (QBIT) on the sensors. NavChip has two other modes of operation, Standby Mode and Streaming Mode. In Streaming Mode, the NavChip actively acquires data from the sensors and transmits data. In Standby Mode, the NavChip performs the same acquisition and processing in order to stabilize the temperature while it waits for external commands, but does not stream output data. Refer to Table 4 for typical start-up sequence and timing.




Figure 5: NavChip mode transition diagram



### NavChip<sup>TM</sup> Interface Control Document

Document: ICD-0017 Revision: 3

Date: 2015-08-12

Table 4: NavChip start-up sequence timing	Table 4:	<b>NavChip</b>	start-up	sequence	timing
---	----------	----------------	----------	----------	--------

Time	NavChip Status	Comment
(ms)		
0	Power applied	½ second delay boot starts
T <sub>1</sub> (max 500)	Switch from bootloader to	T <sub>1</sub> =500 ms, or earlier if Ping command
	Startup Mode	received.
T <sub>1</sub> +200	Switch from Startup Mode	Hardware initialized, QBIT complete,
	to Standby Mode	ready to stream valid data
$T_2 > T_1 +$	Enter Streaming Mode	By default, T <sub>2</sub> is the time when Start
200		Streaming command is received. If auto-
		streaming parameter has been configured
		and saved, the device will automatically
		switch to streaming mode upon
		completion of startup mode, and
		$T_2=T_1+200.$

NavChip<sup>TM</sup> Interface Control Document

Document: ICD-0017

Revision: 3 Date: 2015-08-12

### 3 Communications protocol

#### 3.1 Packet structure

Commands begin with a start byte and a header byte, formatted as shown in Table 5. Some commands include a body, typically containing additional command parameters and data. A checksum is added to the end of the command. The checksum is the two's complement of the sum of all preceding bytes including the start byte and header. Little-endian format is used for multi-byte words for communication and addressing within the NavChip. All signed integers use the two's complement format.

#### 3.1.1 Command packet structure

The *start byte* is always 0xA5. The *header* byte consists of an *address* nibble and a *command* nibble.

Address specifies the recipient device; in the future a feature may be added to allow up to 8 unique devices to communicate on a single communication port. Until then, there is no reason to change the address from its default value of zero.

**Table 5: Command packet structure** 

Bit 7	Bit 7				Bit 2	Bit 1	Bit 0
0xA					02	κ5	
Spare	Spare Address (0-7)			Command (0-15)			
Body (command-dependent)							
	Checksum						

The commands supported by the NavChip are listed in Table 9.

#### 3.1.2 Reply packet structure

Replies start with an echo of the command header byte and may be followed by additional data bytes depending on the command. Replies that include a body (typically containing data) also have a checksum appended, which includes all preceding bytes.

Table 6: Reply packet structure

Bit 7							Bit 0
Command header echo							
Reply data byte(s)*							
Checksum*							
Note: *Pre	esent only w	hen reply in	ncludes a bo	ody.			



#### NavChip<sup>TM</sup> Interface Control Document

Document: ICD-0017

Revision: 3 Date: 2015-08-12

#### 3.2 Data and baud rates

The NavChip always updates internally at exactly 1000 Hz (+/- 0.05 Hz). It can transmit the data at any of the following submultiples:

Table 7: NavChip data output rate

data rate = data rate max/divisor					
data rate divisor	output data rate				
5	200.000 Hz (default)				
6	166.667 Hz				
7	142.857 Hz				
8	125.000 Hz				
9	111.111 Hz				
10	100.000 Hz				

For packets containing  $\Delta\theta$  and  $\Delta V$  data, the minimum supported data rate is 100 Hz.

Communication can occur at a maximum baud rate of 921,600 or any of the following submultiples listed in Table 8. Other divisors will not be rejected (and will set the baud rate to the expected rate), but only the divisors listed in Table 8 are officially supported (they are guaranteed to have under 1% error from the actual rate).

**Table 8: NavChip baud rates** 

baud rate = baud rate max/divisor							
baud rate divisor	output baud rate						
1	921,600 (Max)						
2	460,800						
4	230,400						
8	115,200 (default)						
24	38,400						

Beware when programming the communications parameters that the baud rate must be high enough to support the chosen data rate and packet type combination. For a packet type with total length N bytes, the length will be 10\*N bits (including the start and stop bit), so the baud rate should be at least 20% higher than 10\*N\*data rate. If not, the NavChip will drop data packets whenever the serial port transmission cannot keep up with the rate at which new data is being generated. Higher data rates will cause the NavChip to draw more current (consult the datasheet for details).



#### NavChip<sup>TM</sup> Interface Control Document

Document: ICD-0017 Revision: 3

Date: 2015-08-12

#### 3.3 NavChip command set

Please refer to the key below for notation frequently used in the command syntax.

#### Key:

<s></s>	Start byte <i>s</i> =0xA5
<ax></ax>	Header byte where $a$ =device address, $x$ =command
<d></d>	Data byte
<ct></ct>	Total number of bytes in a command, including header and checksum
<cs></cs>	Checksum byte (negative sum of all preceding bytes)
<ma></ma>	Represents a register address

For example, the command to obtain the results of register 0 would be the four hexformat bytes A5 01 00 5A (the get register format is  $\langle s \rangle \langle a1 \rangle \langle ma \rangle \langle cs \rangle$ ).

Note that a small number of simple commands are used to interface with and control the NavChip, and that all configuration is performed by setting registers. Configuration and status information can be obtained by reading registers directly, or via information streamed out along with the data itself in data packets.

Streaming status includes the presence or absence of a fault condition, the magnetometer axis being reported (for devices with magnetometers), and an "S" bit in the discrete status byte (see Table 10) that may be used to construct registers 0-31 after a complete frame (256 records). These registers include a temperature register, runtime warning flags and synchronization status.



# Document: ICD-0017 Revision: 3

Date: 2015-08-12

#### **NavChip**<sup>TM</sup> **Interface Control Document**

Table 9: NavChip command set

Table 9: NavChip command set										
Command	Command Syntax	Reply Syntax								
Ping/Stop Streaming	<s><a0><cs></cs></a0></s>	<a0> if not streaming, else stops streaming but no reply.</a0>								
Get Register <sup>1,2</sup>	<s><a1><ma><cs></cs></ma></a1></s>	<a1><d><cs></cs></d></a1>								
	Refer to sections 4.1 and 4.2 for meaning of the bytes of the Configuration Registers.									
	$0 \le ma \le 255$									
Set Register <sup>1,2</sup>	<s><a2><ma><d><cs></cs></d></ma></a2></s>	<a2></a2>								
	Refer to sections 4.1 and 4.2 for meaning of the bytes of the Configuration Registers.	A valid acknowledgement means the set register								
	$0 \le ma \le 255$	data is valid and was applied to the system								
	Set the address <i>ma</i> to 0xFF and <i>d</i> to 0 to save the updated data to FLASH memory.	successfully.								
	Set the address <i>ma</i> to 0xFF and <i>d</i> to 1 to restore all registers to default values. These values are only in RAM until they are saved to FLASH, but take effect immediately.									
Start Streaming	<s><a5><cs></cs></a5></s>	No reply.								
	Starts streaming data packets, or continue streaming if the Stream Timeout register, 159 (0x9F), is used. No command acknowledgement is given for this or any other command while streaming. Use the ping command to stop streaming.									
Diagnostics <sup>2</sup>	<s><a8><ct><cs></cs></ct></a8></s>	<a8></a8>								
	Causes NavChip to execute Thorough Built-In Tests (TBIT). Results are read back from configuration register set locations 36-42.	May take a second or more to complete tests and acknowledge.								

#### Thales Visionix, Inc. Proprietary

#### NavChip™ Interface Control Document

Document: ICD-0017 Revision: 3 Date: 2015-08-12

#### Notes:

- 1. These commands will read and update the RAM copy of flash memory. All updates should be made to the RAM copy, and then saved to flash (if desired) once completed. Changes will be lost upon power cycling the NavChip, unless they are saved to flash memory.
- 2. This commands are not available in Streaming Mode. They will be ignored if accidentally sent.

All commands except Diagnostics and Set Register (with  $\langle ma \rangle = 0$ xFF) will execute within 5 milliseconds. Invalid commands or commands with invalid parameters are not executed or acknowledged.

#### 3.4 Error/status reporting (QBIT/TBIT/CBIT)

The NavChip has several mechanisms for reporting errors: QBIT (Quick Built-In Test), CBIT (Continuous Built-In Test) and TBIT (Thorough Built-In Test). Once performed, tests provide results by setting the discrete flag byte (register 89) "F" flag and updating Configuration Registers 36-42 to provide details of the problem.

CBIT results persist until the end of the frame in which they appear (up to 256 packets, depending on the packet ID when they first appear). The specific packet which contains the CBIT error is indicated by the fault ("F") flag in the packet. The CBIT results are cleared at the start of each frame. These tests update registers 38-39 (0x26-0x27).

TBIT, initiated with the Diagnostic command, performs a detailed test of all internal sensors and system parameters. TBIT is able to detect serious issues with the internal sensors, such as mechanical or electrical failures, though it does require the sensor to be stationary in order to accurately report failures. If failures are indicated, please provide a brief logged data file (which includes all registers) to allow Technical Support to assist in troubleshooting the issue. These tests update registers 36-37 (0x24-0x25) and 40-42 (0x28-0x2A).

QBIT, the quick built-in tests, are always run once upon initialization, and only check for basic issues that can be detected very quickly. These tests update registers 36-37 (0x24-0x25) and 40-42 (0x28-0x2A).

#### 3.5 Packet Data Items

#### 3.5.1 PacketID

PacketID is an 8-bit sequence counter of the packet number relative to the start of this 256-record data frame. This can be used to decode the Configuration Registers one bit or one byte at a time during streaming mode (see the S flag description in Table 10).



#### NavChip<sup>TM</sup> Interface Control Document

Document: ICD-0017 Revision: 3

Date: 2015-08-12

#### 3.5.2 Packet Transmission Latency (PTL)

Packet Transmission Latency is a 16-bit value that represents the time in microseconds since the end of the last data integration period (whose integral is being transmitted in this packet). If the NavChip has run continuously with no changes of RateDivisor, time since start will be:

Time ( $\mu$ s) = (FrameID\*256 + PacketID)\*RateDivisor\*1000 + PTL

The PTL value is a 16-bit signed integer, so it represents approximately  $\pm 32,768$  µs. Normally, it represents the transmission time of the packet, which is always AFTER the end of the data integration period, so it will be a positive number. The packet is transmitted at the end of the third i-rate integration period following the end of the integration period to which it corresponds. This implies that the latency of reporting is 3 ms plus the latency of communicating the selected packet size at the selected baud rate.

#### 3.5.3 DeltaTheta

DeltaTheta is an incremental rotation vector over the data integration period, including coning compensation if enabled. Angular integrals are maintained internally with higher precision, and any truncated remainders are carried forward and added to the next output packet, so that numerical round-off will not affect the long-term integration accuracy.

Each bit represents 0.00625 mrad, with  $\pm 32768$  bits range, so the maximum rotation per update period is 0.2048 rad. In a high-dynamic application with angular rates up to 20 rad/s, the update rate must be at least 100 Hz to prevent overflow.

#### 3.5.4 DeltaV

DeltaV is an integral of accelerometer measurements over the data integration period, including coning and sculling compensation if enabled. Velocity integrals are maintained internally with higher precision, and any truncated remainders are carried forward and added to the next output packet, so that numerical round-off will not affect the long-term integration accuracy.

Each bit represents 39.0625e-6 m/s, with  $\pm 32768$  bits range, so the maximum velocity change per update period is 1.28 m/s. In a high dynamic application with linear accelerations up to the maximum 120 m/s/s that the NavChip can measure, the update rate must be at least 100 Hz to prevent overflow.

#### Thales Visionix, Inc. Proprietary

NavChip<sup>TM</sup> Interface Control Document

Document: ICD-0017 Revision: 3

Date: 2015-08-12

#### 3.5.5 Mag<sub>1</sub>

Mag<sub>I</sub> is the compensated magnetic measurement in Gauss for the  $I^{\text{th}}$  axis. The value of I increments to indicate that X (I=1), Y (I=2) and Z (I=3) axis data is included in the packet, as new data is being acquired from the magnetometer sensor. When no new data is available, or in NavChips that do not contain magnetometers, I = 0 and  $Mag_I$  = 0. Each bit represents 0.25e-3 Gauss with  $\pm 32768$  bits range, so the maximum measurement range is  $\pm 4.8192$  Gauss. The index I which specifies the current axis is contained in byte 3 (the  $4^{\text{th}}$  byte) of the packet, the discrete flag byte.

NOTE: Currently, only the InertiaCube*NC* product line has magnetometers.

#### 3.5.6 Discrete flag byte

The discrete flag byte provides status information, and is output in both packet types 3 and 4. It allows the first 32 registers to be read out at a low rate while streaming data, provides information about hardware or other faults, and provides an index to the currently reported magnetometer axis for NavChips and NavChip-based devices that are equipped with magnetometers.

Table 10: Discrete flag byte description

Item Name	Bits	Description
<i>R7</i>	7	Reserved for future use.
<i>R6</i>	6	Reserved for future use.
D	5	Reserved for future use.
S	4	The S flag represents the value of the n <sup>th</sup> bit of the 256-bit
		Configuration Registers, where n is the PacketID. Therefore,
		the Configuration Registers get played out once per 256-record
		frame, reading one bit at a time from byte 0/bit 0 to byte 31/bit
		7. The receiving software can reconstruct Configuration
		Registers 0-31 after each 256 records (e.g. once every 1.28
		seconds at the default 200Hz data rate) if all packets are
		received during that time.
F	3	The F flag signals a fault condition. The F flag will be high if
		there are any runtime warning flags (refer to the
		RUNTIME_WARN register (23) for more information).
R2	2	Reserved for future use.
I	1:0	Index of MagI



NavChip<sup>TM</sup> Interface Control Document

Document: ICD-0017 Revision: 3

Date: 2015-08-12

#### 3.6 Boresight matrix

Configuration Registers 44 – 61 allow for a user-provided boresight matrix to be applied to NavChip output data. This is important to set when the NavChip is mounted inside a housing, since it will allow the NavChip to produce output in the housing's frame of reference instead of the NavChip's. The *Hardware Diagnostics* utility includes functionality to calculate this matrix if the NavChip is mounted in a housing that has flat surfaces on the housing's Y and Z axes. Please see the Configuration Register Details section for more information about the format of the Matrix (each 2-byte matrix element is a 16-bit signed value with a resolution of 1/32768, or 3.05176e-5).

#### 3.7 Data Packet Types

The NavChip supports a variety of different Data Packets which are user-selectable for different applications. The default is Packet Type 3. Choosing a packet type through the Set Register command causes the NavChip to perform the necessary algorithms and computations to provide the selected type of output data. Only one type of data packet may be streamed at a given time.



 $NavChip^{TM}\ Interface\ Control\ Document$ 

Document: ICD-0017

Revision: 3 Date: 2015-08-12

### 3.7.1 Packet Type 3: Compensated $\Delta\theta$ and $\Delta V$ (default)

Table 11: NavChip Packet Type 3

Byte No.		hip Packet Type 3  contents											
Byte No.	D1. =	Du c				D	D	<b>D</b> ** 0					
	Bit 7												
0		Start byte $(0xa5, a = device address)$											
1			Da	ata Packet	Type (0x	03)							
2				PacketII	) bits 7-0								
3	E1	E2	D	S	F	R		I					
4			Pac	ket Tx La	tency bits	7-0							
5			Pacl	ket Tx Lat	ency bits	15-8							
6				DeltaV <sub>x</sub>	bits 7-0								
7				DeltaVx	bits 15-8								
8				DeltaVy	bits 7-0								
9				DeltaVy	bits 15-8								
10				DeltaVz	bits 7-0								
11				DeltaVz	bits 15-8								
12				DeltaThet	a <sub>x</sub> bits 7-0	)							
13			J	DeltaTheta	a <sub>x</sub> bits 15-	8							
14				DeltaThet	a <sub>y</sub> bits 7-0	)							
15			]	DeltaTheta	ay bits 15-	8							
16				DeltaThet	taz bits 7-0	)							
17		DeltaTheta <sub>z</sub> bits 15-8											
18			(	Checksum	bytes 0-1	7							
Note: For	r informa	tion on da	ta items, p	lease refe	r to sectio	n 3.5.							



**NavChip**<sup>TM</sup> **Interface Control Document** 

Document: ICD-0017 Revision: 3

Date: 2015-08-12

### 3.7.2 Packet Type 4: Compensated $\Delta\theta$ , $\Delta V$ and M

**Table 12: NavChip Packet Type 4** 

	l ack	hip Packet Type 4  contents										
Byte No.				1								
	Bit 7											
0		Start byte $(0xa5, a = device address)$										
1			Da	ata Packet	Type (0x	04)						
2				PacketII	D bits 7-0							
3	E1	E2	D	S	F	R	I (2	bits)				
4			Pac	cket Tx La	atency bits	5 7-0						
5			Pac	ket Tx La	tency bits	15-8						
6				DeltaV <sub>2</sub>	x bits 7-0							
7				DeltaVx	bits 15-8							
8				DeltaV <sub>2</sub>	y bits 7-0							
9				DeltaVy	bits 15-8							
10				DeltaV	z bits 7-0							
11				DeltaVz	bits 15-8							
12				DeltaThe	ta <sub>x</sub> bits 7-0	0						
13			]	DeltaThet	a <sub>x</sub> bits 15-	-8						
14				DeltaThe	ta <sub>y</sub> bits 7-0	0						
15			]	DeltaThet	ay bits 15-	-8						
16				DeltaThe	ta <sub>z</sub> bits 7-0	0						
17			]	DeltaThet	az bits 15-	-8						
18				Mag <sub>I</sub>	bits 7-0							
19				Mag <sub>I</sub> b	oits 15-8							
20			Ch	ecksum o	f bytes 0 t	o 19						
Note: For in	formation	on data	items, plea	ise refer to	o section 3	3.5.						



NavChip<sup>TM</sup> Interface Control Document

Document: ICD-0017 Revision: 3

Date: 2015-08-12

### 4 Configuration Register Set

The Configuration Register Set is a 256-byte block of memory containing all of the NavChip's current operating state information, including constants, user-configured parameters, and built-in self-test results. There are multiple ways to read information out of the Configuration Registers:

- 1) Get Register command reads out any byte(s) in any order.
- 2) In Streaming Mode, packet types 3 and 4 contain an "S"-bit which cycles through the first 256 bits (32 bytes) of the Configuration Register Set, allowing the receiving program to reconstruct the most important status information once per 256-packet frame.



#### NavChip<sup>TM</sup> Interface Control Document

Document: ICD-0017 Revision: 3

Date: 2015-08-12

### 4.1 Configuration Register Map

Table 13: NavChip Configuration Registers Map  NavChip Register Map											
Register Name	Address (Hex)	Address (Dec)									
DEVICE_TYPE	00	0	R	22	Device type						
FWVER_MINOR	01	1	R		Firmware minor version						
FWVER_MAJOR	02	2	R		Firmware major version						
NVRAM_SIZE	03	3	R	16	NVRAM size in 64-byte blocks						
SERIAL_BYTE0	04	4	R		Byte 0 (least significant) of serial number						
SERIAL_BYTE1	05	5	R		Byte 1 of serial number						
SERIAL_BYTE2	06	6	R		Byte 2 (most significant) of serial number						
NAVCHIP_TYPE	07	7	R		NavChip type						
DEVICE_ADDR	08	8	R/W	0	Device address						
RESERVED	09	9	R		Reserved for future use						
FRAME_ID_LSB	0A	10	R		Data frame ID (LSB)						
FRAME_ID_MSB	ОВ	11	R		Data frame ID (MSB)						
SERIAL_ALPHA1	0C	12	R		First character in serial number						
SERIAL_ALPHA2	0D	13	R		Second character in serial number						
BAUD_DIV	0E	14	R/W	8	Baud rate divisor						
DATA_DIV	0F	15	R/W	5	Data rate divisor						
PACKET_TYPE	10	16	R/W	3	Packet type						
CONFIG	11	17	R/W	0	User configuration						
OP_STATUS	12	18	R		Operational status						
RESERVED	13 to 16	19 to 22	R		Reserved for future use						
RUNTIME_WARN	17	23	R	0	Runtime warning flags						
RESERVED	18	24	R		Reserved for future use						
ENVIRO_0	19	25	R		Environmental data register 0 (Temperature)						
ENVIRO_1	1A	26	R		Environmental data register 1 (Temperature)						
ENVIRO_2	1 B	27	R		Environmental data register 2						
RESERVED	1C to 23	28 to 35	R		Reserved for future use						
QTBIT_RES_0	24	36	R	0	Sensor QBIT/TBIT Results						
QTBIT_RES_1	25	37	R	0	Sensor QBIT/TBIT Results						
CBIT_RES_0	26	38	R	0	Sensor CBIT Results						
CBIT_RES_1	27	39	R	0	Sensor CBIT Results						
SYSTEM_STATUS	28	40	R	0	System Status						
RUNTIME_STATUS	29	41	R	0	Processor Runtime Status						



#### Document: ICD-0017 Revision: 3

### Date: 2015-08-12

NavChip Register Map											
COMM_STATUS	2A	42	R	0	Communication Status						
RESERVED	2B	43	R		Reserved for future use						
BSIGHT_0_0_L	2C	44	R/W	255	Boresight matrix (0, 0), LSB						
BSIGHT_0_0_H	2D	45	R/W	127	Boresight matrix (0, 0), MSB						
BSIGHT_0_1_L	2E	46	R/W	0	Boresight matrix (0, 1), LSB						
BSIGHT_0_1_H	2F	47	R/W	0	Boresight matrix (0, 1), MSB						
BSIGHT_0_2_L	30	48	R/W	0	Boresight matrix (0, 2), LSB						
BSIGHT_0_2_H	31	49	R/W	0	Boresight matrix (0, 2), MSB						
BSIGHT_1_0_L	32	50	R/W	0	Boresight matrix (1, 0), LSB						
BSIGHT_1_0_H	33	51	R/W	0	Boresight matrix (1, 0), MSB						
BSIGHT_1_1_L	34	52	R/W	255	Boresight matrix (1, 1), LSB						
BSIGHT_1_1_H	35	53	R/W	127	Boresight matrix (1, 1), MSB						
BSIGHT_1_2_L	36	54	R/W	0	Boresight matrix (1, 2), LSB						
BSIGHT_1_2_H	37	55	R/W	0	Boresight matrix (1, 2), MSB						
BSIGHT_2_0_L	38	56	R/W	0	Boresight matrix (2, 0), LSB						
BSIGHT_2_0_H	39	57	R/W	0	Boresight matrix (2, 0), MSB						
BSIGHT_2_1_L	3A	58	R/W	0	Boresight matrix (2, 1), LSB						
BSIGHT_2_1_H	3B	59	R/W	0	Boresight matrix (2, 1), MSB						
BSIGHT_2_2_L	3C	60	R/W	255	Boresight matrix (2, 2), LSB						
BSIGHT_2_2_H	3D	61	R/W	127	Boresight matrix (2, 2), MSB						
MAG_HI_0_L	3E	62	R/W	0	Mag hard iron bias X, LSB						
MAG_HI_0_H	3F	63	R/W	0	Mag hard iron bias X, MSB						
MAG_HI_1_L	40	64	R/W	0	Mag hard iron bias Y, LSB						
MAG_HI_1_H	41	65	R/W	0	Mag hard iron bias Y, MSB						
MAG_HI_2_L	42	66	R/W	0	Mag hard iron bias Z, LSB						
MAG_HI_2_H	43	67	R/W	0	Mag hard iron bias Z, MSB						
MAG_SI_0_0_L	44	68	R/W	0	Mag soft iron matrix (0, 0), LSB						
MAG_SI_0_0_H	45	69	R/W	0	Mag soft iron matrix (0, 0), MSB						
MAG_SI_0_1_L	46	70	R/W	0	Mag soft iron matrix (0, 1), LSB						
MAG_SI_0_1_H	47	71	R/W	0	Mag soft iron matrix (0, 1), MSB						
MAG_SI_0_2_L	48	72	R/W	0	Mag soft iron matrix (0, 2), LSB						
MAG_SI_0_2_H	49	73	R/W	0	Mag soft iron matrix (0, 2), MSB						
MAG_SI_1_0_L	4A	74	R/W	0	Mag soft iron matrix (1, 0), LSB						
MAG_SI_1_0_H	4B	75	R/W	0	Mag soft iron matrix (1, 0), MSB						
MAG_SI_1_1_L	4C	76	R/W	0	Mag soft iron matrix (1, 1), LSB						
MAG_SI_1_1_H	4D	77	R/W	0	Mag soft iron matrix (1, 1), MSB						



#### Document: ICD-0017 Revision: 3

## Date: 2015-08-12

NavChip Register Map											
MAG_SI_1_2_L	4E	78	R/W	0	Mag soft iron matrix (1, 2), LSB						
MAG_SI_1_2_H	4F	79	R/W	0	Mag soft iron matrix (1, 2), MSB						
MAG_SI_2_0_L	50	80	R/W	0	Mag soft iron matrix (2, 0), LSB						
MAG_SI_2_0_H	51	81	R/W	0	Mag soft iron matrix (2, 0), MSB						
MAG_SI_2_1_L	52	82	R/W	0	Mag soft iron matrix (2, 1), LSB						
MAG_SI_2_1_H	53	83	R/W	0	Mag soft iron matrix (2, 1), MSB						
MAG_SI_2_2_L	54	84	R/W	0	Mag soft iron matrix (2, 2), LSB						
MAG_SI_2_2_H	55	85	R/W	0	Mag soft iron matrix (2, 2), MSB						
CALDATE_BYTE0	56	86	R		Calibration date byte 0 (LSB)						
CALDATE_BYTE1	57	87	R		Calibration date byte 1						
CALDATE_BYTE2	58	88	R		Calibration date byte 2 (MSB)						
DISC_FLAG	59	89	R		Discrete flag byte						
CAL_REV_BYTE0	5A	90	R		Calibration revision, byte 0 (LSB)						
CAL_REV_BYTE1	5B	91	R		Calibration revision, byte 1 (MSB)						
HW_REV	5C	92	R		Hardware revision						
RESERVED	5D to 8F	93 to 143	R		Reserved for future use						
MAG_NOM_DIP_1	90	144	R/W	0	Magnetometer nominal dip angle (byte 0)						
MAG_NOM_DIP_2	91	145	R/W	0	Magnetometer nominal dip angle (byte 1)						
MAG_NOM_DIP_3	92	146	R/W	0	Magnetometer nominal dip angle (byte 2)						
MAG_NOM_DIP_4	93	147	R/W	0	Magnetometer nominal dip angle (byte 3)						
MAG_NOM_MAG_1	94	148	R/W	0	Magnetometer nominal magnitude (byte 0)						
MAG_NOM_MAG_2	95	149	R/W	0	Magnetometer nominal magnitude (byte 1)						
MAG_NOM_MAG_3	96	150	R/W	0	Magnetometer nominal magnitude (byte 2)						
MAG_NOM_MAG_4	97	151	R/W	0	Magnetometer nominal magnitude (byte 3)						
RESERVED	98 to 9E	152 to 158	R		Reserved for future use						
STREAM_TO	9F	159	R/W	0	Stream timeout in increments of 0.1 seconds						
RESERVED	A0 to FE	160 to 254	R		Reserved for future use						
SAVE_RESTORE	FF	255	R/W	0	Save/Restore configuration						



 $NavChip^{TM}$  Interface Control Document

Document: ICD-0017 Revision: 3

Date: 2015-08-12

### 4.2 Configuration Register Details

**Table 14: NavChip Configuration Register Details** 

Register	Register 0 (0x00) – DEVICE_TYPE												
Description	Device type												
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0					
Default				2	2								
Bits RW					R								
Bits Name				DEVIC	E_TYPE								
Details		•	the device ty he sensor is	•	• •	n be tested	by user softv	vare to help					

Register 1 (0x01) – FWVER_MINOR													
Description	Firmware m	Firmware minor version											
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0					
Default				Vai	ies								
Bits RW				F	₹								
Bits Name		FWVER_MINOR											
Details	The minor v	ersion of the	firmware; u	pdated wher	n minor char	nges are mad	le to the firm	iware.					

Register 2 (0x02) – FWVER_MAJOR												
Description	Firmware m	Firmware major version										
Bits	Bit 7	Bit 7										
Default				Var	ies							
Bits RW				F	2							
Bits Name		FWVER_MAJOR										
Details	The major v	ersion of the	firmware; u	pdated when	significant o	changes are	made to the	firmware.				

Register 3	Register 3 (0x03) – NVRAM_SIZE									
Description	scription NVRAM size in 64-byte blocks									
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
Default		16								
Bits RW				F	2					
Bits Name		NVRAM_SIZE								
Details	This registe	This register indicates the size of writeable NVRAM in 64-byte blocks.								



Document: ICD-0017 Revision: 3

Date: 2015-08-12

#### $NavChip^{TM}$ Interface Control Document

Register	Register 4 (0x04) – SERIAL_BYTE0									
Description	Description Byte 0 (least significant) of serial number									
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
Default				Vai	ies					
Bits RW		R								
Bits Name				SERIAL	_BYTE0					
Details	order of mo	st to lease s	mprised of a ignificant), foorder. These	ollowed by a	two-ASCII-cl	haracter sequ	uence (SERIA	_ ,		

Register	Register 5 (0x05) – SERIAL_BYTE1										
Description	Description Byte 1 of serial number										
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
Default				Vai	ies						
Bits RW		R									
Bits Name		SERIAL_BYTE1									
Details	The serial number is comprised of a 24-bit value (SERIAL_BYTE2, SERIAL_BYTE1, SERIAL_BYTE0, in order of most to lease significant), followed by a two-ASCII-character sequence (SERIAL_ALPHA1, SERIAL_ALPHA2) in that order. These are registers 6, 5, 4, 12 and 13, respectively.										

Register	Register 6 (0x06) – SERIAL_BYTE2										
Description	Description Byte 2 (most significant) of serial number										
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
Default		Varies									
Bits RW		R									
Bits Name				SERIAL	_BYTE2						
Details	order of mo	st to lease s	mprised of a ignificant), fo order. These	ollowed by a	two-ASCII-c	haracter seq	uence (SERIA	_ ,			



#### Document: ICD-0017 Revision: 3

Date: 2015-08-12

Register 7	Register 7 (0x07) – NAVCHIP_TYPE									
Description	NavChip type									
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
Default		Varies								
Bits RW					R					
Bits Name		NAVCHIP_TYPE								
Details		NavChip Type reflects different products with different capabilities (e.g. $0=2000^{\circ}/s\pm8g$ , $1=$								
	$ 480^{\circ}/s, \pm 8 $	g, 2 = 2000	$0^{\circ}/\mathrm{s}$ , $\pm 16\mathrm{g}$ ,	$3 = 480^{\circ}/s$	± 16g).					

Register	Register 8 (0x08) – DEVICE_ADDR										
Description	Description Device address										
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
Default			0				0				
Bits RW			R				R/W				
Bits Name		RESERVED DEV_ADDR									
Details	■ DE	SERVED (Bits V_ADDR (Bit	ress. 7–3) – Resei s 2–0) – Devi le NavChips.			ed to allow a	a single trans	smit line to			

Register 10 (0x0A) – FRAME_ID_LSB											
Description Data frame ID (LSB)											
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
Default		Varies									
Bits RW		R									
Bits Name				FRAME	_ID_LSB						
Details	Data frame	Data frame ID least significant byte. The frame ID starts at 0, and increments every 256 records									
	that have be	hat have been streamed. At the default rate of 200 Hz, it will wrap around to 0 after 16777216									
	records hav	e been strea	med (23.3 hc	ours).							



### Document: ICD-0017

Revision: 3 Date: 2015-08-12

Register 11 (0x0B) – FRAME_ID_MSB										
Description	tion Data frame ID (MSB)									
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
Default		Varies								
Bits RW		R								
Bits Name				FRAME.	_ID_MSB					
Details	that have be	Data frame ID most significant byte. The frame ID starts at 0, and increments every 256 records that have been streamed. At the default rate of 200 Hz, it will wrap around to 0 after 16777216 records have been streamed (23.3 hours).								

Register	Register 12 (0x0C) – SERIAL_ALPHA1										
Description	Description First character in serial number										
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
Default				Vai	ies						
Bits RW		R									
Bits Name				SERIAL_	ALPHA1						
Details	order of mo	st to lease s	mprised of a ignificant), fo order. These	ollowed by a	two-ASCII-cl	naracter sequ	uence (SERIA	_ ,			

Register	Register 13 (0x0D) – SERIAL_ALPHA2										
Description	Description Second character in serial number										
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
Default		Varies									
Bits RW		R									
Bits Name				SERIAL_	ALPHA2						
Details	order of mo	st to lease s	mprised of a ignificant), fo	ollowed by a	two-ASCII-cl	naracter sequ	uence (SERIA				



### Document: ICD-0017

Revision: 3 Date: 2015-08-12

Register	Register 14 (0x0E) – BAUD_DIV									
Description	Description Baud rate divisor									
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
Default		8								
Bits RW		R/W								
Bits Name	BAUD_DIV									
Details		ite divisor. Ti r more inform	he sensor wil mation.	l communica	ite at a baud	rate of 9216	500/BAUD_D	IV. Please		

Register	Register 15 (0x0F) – DATA_DIV									
Description	Description Data rate divisor									
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
Default		5								
Bits RW		R/W								
Bits Name		DATA_DIV								
Details		The data rate divisor. The sensor will output data at 1000/DATA_DIV records/second. Please see able for more information.								

Register 1	Register 16 (0x10) – PACKET_TYPE											
Description	Packet type	Packet type										
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0				
Default				:	3							
Bits RW				R	/W							
Bits Name		PACKET_TYPE										
Details	This registe	This register configures the output packet type (types 3 and 4 are supported).										



Document: ICD-0017

Revision: 3 Date: 2015-08-12

		- CONFIG	3										
Description	User config	uration											
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0					
Default	0	0 0 0 0 0 0 0											
Bits RW	R/W	R/W         R/W         R/W         R/W         R/W         R/W											
Bits Name	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	CFG_BORE	CFG_SYNC	CFG_STREAM					
Details	behavior.  RE RE RE RE CF	ESERVED (Bit ESERVED (Bit ESERVED (Bit ESERVED (Bit ESERVED (Bit EG_BORE (Bit EG_SYNC (Bit EG_STREAM (	7) – Reserve 6) – Reserve 5) – Reserve 4) – Reserve 3) – Reserve 2) – Apply ( 1) – Enable (Bit 0) – Boo	ed for future user boresig s external sy	e use e use e use e use ht matrix (ro ynchronizati	egisters 44– on as descri	•	tput data.					

Register	18 (0x12) -	OP_STATUS	5										
Description	Operational st	atus											
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0					
Default	0	0 0 0 0 0 0											
Bits RW	R	R R R R R											
Bits Name	RESERVED	ESERVED RESERVED RESERVED SYNCED STREAMING RESERVED											
Details	<ul><li>RESE</li><li>RESE</li><li>RESE</li><li>SYNC</li><li>SYRC</li></ul>	RVED (Bit 6) – RVED (Bit 5) – RVED (Bit 4) – CED (Bit 3) – In hronization sig AMING (Bit 2)	ınal.	uture use uture use uture use e NavChip has t the NavChip		continuing to re streaming data.	ceive a	valid					



### **NavChip**<sup>TM</sup> **Interface Control Document**

Document: ICD-0017 Revision: 3

Date: 2015-08-12

Description	Runtime warn	ing flags						
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Default	0	0	0	0	0	0	0	0
Bits RW	R	R	R	R	R	R	R	R
Bits Name	RUNWARN_ SYNCNOW	RUNWARN_ SYNCFAIL	RUNWARN_ INTEG	RUNWARN_ VOLT	RUNWARN_ TEMP	RUNWARN_ MAG	RUNWARN_ ACCEL	RUNWARN GYRO
Details	RUN the : RUN or m RUN a ne RUN tempoptii RUN mag RUN acce	or provide star vro or accelero if the NavCh d that this reg ect any proble WARN_SYNCH sync signal is WARN_INTEG fore sensors in WARN_VOLT gative effect of WARN_TEMP perature rang mal. WARN_MAG ( Interometer dat WARN_ACCEL	tus informationmeter data, pometer data, pometer data, pometer be readens soon after a soon a so	tion in the ca this may ca cally damag d periodicall ter they occu- lindicates the Indicates an invalid). icates an intid. cates that the calibration of cates that the the sensor was	ase of the two	or sync bits. Out data to so reme impact the S-bits the or is currently inchronization with sensor so reproblems of the data can been detect as been detect	In some castop updatint, for instance nat are outpoint on (sync is enampling, dated and the dated of the callibration with the dated with the cted with the	es, such as g (this ce). It is ut once per zing. nabled, but ta from one is may have a. ibrated II not be



Document: ICD-0017

Revision: 3 Date: 2015-08-12

Register	Register 25 (0x19) – ENVIRO_0											
Description	Environmental data register 0 (Temperature)											
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0				
Default				Var	ies							
Bits RW		R										
Bits Name				TEMP_	BYTE0							
Details	Contains inf	ormation ab	out the envir	onment the	sensor is op	erating in.						
		_ ,		te 0 (LSB) of 1		data. Tempe	erature (in Ce	elsius) is				

Register	Register 26 (0x1A) – ENVIRO_1											
Description	Description Environmental data register 1 (Temperature)											
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0				
Default		Vai	ries			Var	ries					
Bits RW		R R										
Bits Name		RESE	RVED			TEMP_	BYTE1					
Details	■ RE	Contains information about the environment the sensor is operating in.										
		_ ,	its 3-0) - Byt * ((TEMP_BY		*	•	ta. Temperat	ure (in				

Register 2	Register 27 (0x1B) – ENVIRO_2											
Description	cription Environmental data register 2											
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0				
Default				Va	ries							
Bits RW				I	₹							
Bits Name		ENVIRO_2										
Details	Currently u	Currently unused, may contain additional environmental data in a future release.										



### Document: ICD-0017

Revision: 3 Date: 2015-08-12

Description	Sensor OR	IT/TRIT Resu	ltc									
Description	Selisor QD	Sensor QBIT/TBIT Results										
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0				
Default	0	0	0	0	0	0	0	0				
Bits RW	R	R R R R R R										
Bits Name	RESERVED	ESERVED QTBR_GYRZ QTBR_GYRY QTBR_GYRX QTBR_GYRZ QTBR_GYRY QTBR_GYRX QTBR_TEMP										
Details	• (C	ESERVED (Bit QTBR_GYRZ (E QTBR_GYRY (E QTBR_GYRZ (E QTBR_GYRZ (E QTBR_GYRY (E QTBR_GYRX (E QTBR_GYRX (E	sit 6) – Z Acco Sit 5) – Y Acco Sit 4) – X Acco Sit 3) – Z Gyro Sit 2) – Y Gyro Sit 1) – X Gyro	el QBIT/TBIT el QBIT/TBIT el QBIT/TBIT o QBIT/TBIT f o QBIT/TBIT f o QBIT/TBIT f	failure failure failure Failure failure failure	failure						

Register 37	Register 37 (0x25) – QTBIT_RES_1											
Description	Sensor	Sensor QBIT/TBIT Results										
Bits	Bit 7	it 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0										
Default		0 0 0										
Bits RW			R			R	R	R				
Bits Name		R	RESERVE	D		QTBR_MAGZ	QTBR_MAGY	QTBR_MAGX				
Details	:	QTBR QTBR	_MAGZ _MAGY	(Bit 2) – (Bit 1) –	Z Magn Y Magn	ved for future use letometer QBIT/TBI letometer QBIT/TBI letometer QBIT/TBI	T failure					



### Document: ICD-0017

Revision: 3 Date: 2015-08-12

Description	Sensor CBIT	Results										
Description	Selisor CBIT	ocition CDIT INCOMES										
Bits	Bit 7	Bit 7         Bit 6         Bit 5         Bit 4         Bit 3         Bit 2         Bit 1         Bit 0										
Default	0	0 0 0 0 0 0 0										
Bits RW	R	R R R R R R										
Bits Name	RESERVED	RESERVED CBR_ACCZ CBR_ACCY CBR_ACCX CBR_GYRZ CBR_GYRY CBR_GYRX CBR_TEMP										
Details	<ul><li>CE</li><li>CE</li><li>CE</li><li>CE</li><li>CE</li></ul>	SERVED (Bit BR_ACCZ (Bit BR_ACCY (Bit BR_ACCX (Bit BR_GYRZ (Bit BR_GYRY (Bit BR_GYRX (Bit BR_TEMP (Bit	6) – Z Accel 5) – Y Accel 4) – X Accel 3) – Z Gyro ( 2) – Y Gyro ( 1) – X Gyro (	CBIT failure CBIT failure CBIT failure CBIT failure CBIT failure CBIT failure								

Register 39 (0x27) – CBIT_RES_1												
Description	Sensor	ensor CBIT Results										
Bits	Bit 7	t 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0										
Default			0			0	0	0				
Bits RW			R			R	R	R				
Bits Name		F	RESERVE	)		CBR_MAGZ	CBR_MAGY	CBR_MAGX				
Details	:	CBR_M	IAGZ (Bit IAGY (Bit	: 2) – Z N : 1) – Y N	Magneto Magneto	d for future use meter CBIT failure meter CBIT failure meter CBIT failure						

Register	Register 40 (0x28) – SYSTEM_STATUS										
Description System Status											
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
Default		0									
Bits RW		R									
Bits Name		SYSTEM_STATUS									
Details	System status information (memory and configuration), set during QBIT/TBIT. If this register is not										
	0, please co	ntact Techni	cal Support f	or assistance	e.						



Document: ICD-0017

Revision: 3 Date: 2015-08-12

#### $NavChip^{TM}$ Interface Control Document

Register 41 (0x29) – RUNTIME_STATUS										
Description	ption Processor Runtime Status									
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
Default	0									
Bits RW				I	₹					
Bits Name		RUNTIME_STATUS								
Details			ion (hardwar I Support for		ım), set durir	ng QBIT/TBIT	T. If this regi	ster is not 0,		

Register 42 (0x2A) – COMM_STATUS										
Description	Communication Status									
Bits	Bit	Bit	Bit	Bit 4	Bit 3	Bit 2	Bit 1	Bit O		
	7	6	5							
Default		0		0	0	0	0	0		
Bits RW		R		R	R	R	R	R		
Bits Name	RES	ER\	/ED	CSTAT_BAD_HEAD	CSTAT_BAD_CKSM	CSTAT_BAD_UART	CSTAT_BAD_CMD	CSTAT_BAD_VAL		
Details		÷	R	ESERVED (Bits 7–5)	- Reserved for futu	ire use				
		•	C	STAT_BAD_HEAD (E	Bit 4) – Invalid com	mand header				
		•	C	CSTAT_BAD_CKSM (E	Bit 3) - Invalid chec	ksum				
		•	C	CSTAT_BAD_UART (E	Bit 2) - Invalid UART	「 configuration				
		<ul><li>CSTAT_BAD_CMD (Bit 1) – Invalid command</li></ul>								
		•	C	CSTAT_BAD_VAL (Bit	: 0) - Invalid param	ter value				

Register 44 (0x2C) – BSIGHT_0_0_L										
Description Boresight matrix (0, 0), LSB										
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
Default		255								
Bits RW		R/W								
Bits Name		BSIGHT_0_0_L								
Details	Element (0, resolution o		oresight rota	ation matrix.	Each elemen	it is a 16-bit	signed valu	e with a		



Document: ICD-0017 Revision: 3

Date: 2015-08-12

Register 45 (0x2D) – BSIGHT_0_0_H										
Description	Description Boresight matrix (0, 0), MSB									
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
Default	127									
Bits RW		R/W								
Bits Name		BSIGHT_0_0_H								
Details	` ′	Element (0, 0) MSB of a boresight rotation matrix. Each element is a 16-bit signed value with a resolution of 1/32768.								

Register 46 (0x2E) – BSIGHT_0_1_L										
<b>Description</b> Boresight matrix (0, 1), LSB										
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
Default		0								
Bits RW				R	/W					
Bits Name		BSIGHT_0_1_L								
Details	Element (0, resolution o	*	oresight rota	ation matrix.	Each elemer	it is a 16-bit	signed value	e with a		

Register 47 (0x2F) – BSIGHT_0_1_H										
Description Boresight matrix (0, 1), MSB										
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
Default	0									
Bits RW				R	/W					
Bits Name		BSIGHT_0_1_H								
Details	Element (0, resolution o	*	ooresight rot	ation matrix	. Each eleme	nt is a 16-bi	t signed valu	ie with a		

Register 48 (0x30) – BSIGHT_0_2_L										
Description	escription Boresight matrix (0, 2), LSB									
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
Default	0									
Bits RW		R/W								
Bits Name		BSIGHT_0_2_L								
Details	Element (0, resolution o	*	oresight rota	ition matrix.	Each elemer	nt is a 16-bit	signed valu	e with a		



#### Document: ICD-0017 Revision: 3

Date: 2015-08-12

Register	Register 49 (0x31) – BSIGHT_0_2_H										
Description	Description Boresight matrix (0, 2), MSB										
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
Default		0									
Bits RW		R/W									
Bits Name		BSIGHT_0_2_H									
Details	Element (0, resolution o	*	boresight rot	ation matrix	. Each eleme	nt is a 16-bi	t signed valu	e with a			

Register	Register 50 (0x32) – BSIGHT_1_0_L										
Description Boresight matrix (1, 0), LSB											
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
Default		0									
Bits RW				R	/W						
Bits Name		BSIGHT_1_0_L									
Details	` ′	ement (1, 0) LSB of a boresight rotation matrix. Each element is a 16-bit signed value with a									

Register	Register 51 (0x33) – BSIGHT_1_0_H										
Description	Description Boresight matrix (1, 0), MSB										
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
Default		0									
Bits RW				R/	W .						
Bits Name		BSIGHT_1_0_H									
Details	Element (1, resolution o	•	ooresight rot	ation matrix.	. Each elemei	nt is a 16-bi	t signed valu	e with a			

Register	Register 52 (0x34) – BSIGHT_1_1_L										
Description	Description Boresight matrix (1, 1), LSB										
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
Default		255									
Bits RW				R	'W						
Bits Name		BSIGHT_1_1_L									
Details	Element (1, resolution o	*	oresight rota	ation matrix.	Each elemen	t is a 16-bit	signed value	e with a			



#### Document: ICD-0017 Revision: 3

Date: 2015-08-12

Register	Register 53 (0x35) – BSIGHT_1_1_H										
Description	Description Boresight matrix (1, 1), MSB										
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
Default		127									
Bits RW				R/	W .						
Bits Name		BSIGHT_1_1_H									
Details	Element (1, resolution o	*	ooresight rot	ation matrix.	. Each eleme	nt is a 16-bi	t signed valu	e with a			

Register	Register 54 (0x36) – BSIGHT_1_2_L										
Description Boresight matrix (1, 2), LSB											
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
Default		0									
Bits RW				R	/W						
Bits Name				BSIGHT	_1_2_L						
Details	Element (1, resolution o	•	oresight rota	ation matrix.	Each elemen	it is a 16-bit	signed value	e with a			

Register	Register 55 (0x37) – BSIGHT_1_2_H										
Description	Description Boresight matrix (1, 2), MSB										
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
Default		0									
Bits RW		R/W									
Bits Name		BSIGHT_1_2_H									
Details	Element (1, resolution o	*	ooresight rot	ation matrix	. Each elemei	nt is a 16-bi	t signed valu	e with a			

Register	Register 56 (0x38) – BSIGHT_2_0_L										
Description	Description Boresight matrix (2, 0), LSB										
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
Default		0									
Bits RW		R/W									
Bits Name		BSIGHT_2_0_L									
Details	Element (2, resolution o	*	oresight rota	ation matrix.	Each elemen	it is a 16-bit	signed value	e with a			



#### Document: ICD-0017 Revision: 3

Date: 2015-08-12

Register	Register 57 (0x39) – BSIGHT_2_0_H											
Description Boresight matrix (2, 0), MSB												
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0				
Default		0										
Bits RW		R/W										
Bits Name				BSIGHT	_2_0_H							
Details	Element (2, resolution of	ŕ	boresight rot	ation matrix	. Each eleme	nt is a 16-bi	t signed valu	e with a				

Register	Register 58 (0x3A) – BSIGHT_2_1_L										
Description	Description Boresight matrix (2, 1), LSB										
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
Default		0									
Bits RW				R	W .						
Bits Name				BSIGHT	_2_1_L						
Details	Element (2, resolution o	*	oresight rota	ation matrix.	Each elemen	it is a 16-bit	signed value	e with a			

Register	Register 59 (0x3B) – BSIGHT_2_1_H										
Description	Description Boresight matrix (2, 1), MSB										
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
Default		0									
Bits RW		R/W									
Bits Name		BSIGHT_2_1_H									
Details	Element (2, resolution o	*	ooresight rot	ation matrix	. Each eleme	nt is a 16-bi	t signed valu	e with a			

Register	Register 60 (0x3C) – BSIGHT_2_2_L										
Description	Description Boresight matrix (2, 2), LSB										
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
Default		255									
Bits RW				R	'W						
Bits Name		BSIGHT_2_2_L									
Details	Element (2, resolution o	*	oresight rota	ation matrix.	Each elemen	t is a 16-bit	signed value	e with a			



#### Document: ICD-0017 Revision: 3

Date: 2015-08-12

Register	Register 61 (0x3D) – BSIGHT_2_2_H										
Description	Description Boresight matrix (2, 2), MSB										
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
Default		127									
Bits RW				R/	W						
Bits Name		BSIGHT_2_2_H									
Details	Element (2, resolution o	*	ooresight rot	ation matrix.	Each eleme	nt is a 16-bi	t signed valu	e with a			

Register	Register 62 (0x3E) – MAG_HI_0_L										
Description	Description Mag hard iron bias X, LSB										
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
Default				(	)						
Bits RW				R/	W						
Bits Name		MAG_HI_0_L									
Details	of 1/(2^13), to a value of though later to a value of	, with a rang ther than 0, r firmware ve ther than 0,	fset in Gauss e of approxir on NavChips ersions may a on NavChips ersions may a	mately +4 to with magnet apply it direct with magnet	-4. Currentl ometers), ar ly. Currently ometers), ar	y set/used b nd not applie v set/used by	y the DLL or d by the Nav the DLL on	nly (when set Chip, ly (when set			

Register	Register 63 (0x3F) – MAG_HI_0_H										
Description	Mag hard iron bias X, MSB										
Bits	Bit 7	Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0									
Default				(	0						
Bits RW		R/W									
Bits Name				MAG_	HI_0_H						
Details	of 1/(2^13) to a value o	, with a rang ther than 0,	fset in Gauss e of approxir on NavChips ersions may a	mately +4 to with magne	–4. Current tometers), ar	ly set/used b	y the DLL or	ly (when set			



#### Document: ICD-0017 Revision: 3

Date: 2015-08-12

Register	Register 64 (0x40) – MAG_HI_1_L										
Description	Description Mag hard iron bias Y, LSB										
Bits	Bit 7	Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0									
Default				(	)						
Bits RW		R/W									
Bits Name				MAG_	HI_1_L						
Details	of 1/(2^13) to a value o	magnetometer bias offset in Gauss, LSB. Each element is a 16-bit signed value with a resolution of 1/(2^13), with a range of approximately +4 to -4. Currently set/used by the DLL only (when set to a value other than 0, on NavChips with magnetometers), and not applied by the NavChip, hough later firmware versions may apply it directly.									

Register	Register 65 (0x41) – MAG_HI_1_H										
Description	on Mag hard iron bias Y, MSB										
Bits	Bit 7	Bit 7         Bit 6         Bit 5         Bit 4         Bit 3         Bit 2         Bit 1         Bit 0									
Default				ı	0						
Bits RW		R/W									
Bits Name				MAG_	HI_1_H						
Details	of 1/(2^13), to a value of	, with a rang ther than 0,	fset in Gauss le of approxii on NavChips ersions may a	mately +4 to with magne	–4. Current tometers), ar	ly set/used b	y the DLL or	nly (when set			

Register 66 (0x42) – MAG_HI_2_L										
Description	Mag hard iron bias Z, LSB									
Bits	Bit 7	Bit 7								
Default				(	)					
Bits RW		R/W								
Bits Name				MAG_	HI_2_L					
Details	of 1/(2^13), to a value of	, with a rang ther than 0,	fset in Gauss le of approxir on NavChips ersions may a	nately +4 to with magnet	-4. Current cometers), ar	y set/used b	y the DLL or	nly (when set		



#### Document: ICD-0017 Revision: 3

Date: 2015-08-12

Register	Register 67 (0x43) – MAG_HI_2_H										
Description	Mag hard ir	Mag hard iron bias Z, MSB									
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
Default				(	0						
Bits RW		R/W									
Bits Name				MAG_	HI_2_H						
Details	of 1/(2^13) to a value o	I magnetometer bias offset in Gauss, MSB. Each element is a 16-bit signed value with a resolution of 1/(2^13), with a range of approximately +4 to -4. Currently set/used by the DLL only (when set o a value other than 0, on NavChips with magnetometers), and not applied by the NavChip, hough later firmware versions may apply it directly.									

Register	Register 68 (0x44) – MAG_SI_0_0_L										
Description	Description Mag soft iron matrix (0, 0), LSB										
Bits	Bit 7	Bit 7         Bit 6         Bit 5         Bit 4         Bit 3         Bit 2         Bit 1         Bit 0									
Default				(	)						
Bits RW		R/W									
Bits Name				MAG_S	I_0_0_L						
Details	with a resoluthe DLL only	ution of 1/(2 y (when set t	e magnetome 2^12), with a to a value oth later firmwai	range of app er than 0, or	roximately - n NavChips w	+8.0 to −8.0. vith magneto	Currently se	et/used by			

Register 69 (0x45) – MAG_SI_0_0_H											
Description	Mag soft iron matrix (0, 0), MSB										
Bits	Bit 7	Bit 7         Bit 6         Bit 5         Bit 4         Bit 3         Bit 2         Bit 1         Bit 0									
Default				(	)						
Bits RW	R/W										
Bits Name				MAG_S	I_0_0_H						
Details	with a resoluthe DLL only	ution of 1/(2 y (when set t	e magnetome (^12), with a o a value oth later firmwar	range of app er than 0, or	proximately - n NavChips v	+8.0 to -8.0. vith magneto	Currently se				



#### Document: ICD-0017 Revision: 3

Date: 2015-08-12

Register	Register 70 (0x46) – MAG_SI_0_1_L										
Description	Description Mag soft iron matrix (0, 1), LSB										
Bits	Bit 7	Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0									
Default				(	)						
Bits RW		R/W									
Bits Name				MAG_S	I_0_1_L						
Details	with a resol the DLL only	ution of 1/(2 y (when set t	e magnetome ^12), with a o a value oth later firmwai	range of app er than 0, or	proximately - n NavChips w	+8.0 to -8.0. vith magneto	. Currently se				

Register	Register 71 (0x47) – MAG_SI_0_1_H									
Description Mag soft iron matrix (0, 1), MSB										
Bits	Bit 7         Bit 6         Bit 5         Bit 4         Bit 3         Bit 2         Bit 1         Bit 0									
Default				(	)					
Bits RW	R/W									
Bits Name				MAG_S	_0_1_H					
Details	with a resoluthe DLL only	ution of 1/(2 / (when set t	e magnetome (^12), with a o a value oth later firmwai	range of app er than 0, or	roximately - NavChips w	+8.0 to -8.0. vith magneto	Currently se			

Register 72 (0x48) – MAG_SI_0_2_L											
Description	Mag soft iron matrix (0, 2), LSB										
Bits	Bit 7	Bit 7         Bit 6         Bit 5         Bit 4         Bit 3         Bit 2         Bit 1         Bit 0									
Default				(	)						
Bits RW	R/W										
Bits Name				MAG_S	I_0_2_L						
Details	with a resoluthe DLL only	Element (0, 2) LSB of the magnetometer soft iron matrix. Each element is a 16-bit signed value with a resolution of 1/(2^12), with a range of approximately +8.0 to -8.0. Currently set/used by the DLL only (when set to a value other than 0, on NavChips with magnetometers), and not applied by the NavChip, though later firmware versions may apply it directly									



#### Document: ICD-0017 Revision: 3

Date: 2015-08-12

Register 73 (0x49) – MAG_SI_0_2_H											
Description	Mag soft iro	Mag soft iron matrix (0, 2), MSB									
Bits	Bit 7	Bit 7         Bit 6         Bit 5         Bit 4         Bit 3         Bit 2         Bit 1         Bit 0									
Default				ı	)						
Bits RW		R/W									
Bits Name				MAG_S	I_0_2_H						
Details	with a resoluthe DLL only	ution of 1/(2 / (when set t	e magnetome?^12), with a o a value oth	range of app er than 0, o	proximately 1 NavChips v	+8.0 to -8.0 vith magneto	. Currently se				

Register	Register 74 (0x4A) – MAG_SI_1_0_L										
Description	scription Mag soft iron matrix (1, 0), LSB										
Bits	Bit 7	Bit 7         Bit 6         Bit 5         Bit 4         Bit 3         Bit 2         Bit 1         Bit 0									
Default				(	)						
Bits RW		R/W									
Bits Name				MAG_S	I_1_0_L						
Details	with a resoluthe DLL only	ution of 1/(2 y (when set t	e magnetome 2^12), with a to a value oth later firmwar	range of app er than 0, or	roximately - n NavChips w	+8.0 to -8.0. vith magneto	Currently se	et/used by			

Register 75 (0x4B) – MAG_SI_1_0_H											
Description	Mag soft iron matrix (1, 0), MSB										
Bits	Bit 7	Bit 7         Bit 6         Bit 5         Bit 4         Bit 3         Bit 2         Bit 1         Bit 0									
Default				ı	)						
Bits RW		R/W									
Bits Name				MAG_S	I_1_0_H						
Details	with a resoluthe DLL only	Element (1, 0) MSB of the magnetometer soft iron matrix. Each element is a 16-bit signed value with a resolution of 1/(2^12), with a range of approximately +8.0 to -8.0. Currently set/used by the DLL only (when set to a value other than 0, on NavChips with magnetometers), and not applied by the NavChip, though later firmware versions may apply it directly									



#### Document: ICD-0017 Revision: 3

Date: 2015-08-12

Register 76 (0x4C) – MAG_SI_1_1_L											
Description	Mag soft iro	Mag soft iron matrix (1, 1), LSB									
Bits	Bit 7	Bit 7         Bit 6         Bit 5         Bit 4         Bit 3         Bit 2         Bit 1         Bit 0									
Default				(	)						
Bits RW		R/W									
Bits Name				MAG_S	I_1_1_L						
Details	with a resoluthe DLL only	ution of 1/(2 y (when set t	e magnetome (^12), with a o a value oth later firmwal	range of app er than 0, oi	oroximately - n NavChips v	+8.0 to -8.0. vith magneto	. Currently se				

Register	Register 77 (0x4D) – MAG_SI_1_1_H										
Description	Mag soft iron matrix (1, 1), MSB										
Bits	Bit 7	Bit 7         Bit 6         Bit 5         Bit 4         Bit 3         Bit 2         Bit 1         Bit 0									
Default				(	)						
Bits RW		R/W									
Bits Name				MAG_S	I_1_1_H						
Details	with a resoluthe DLL only	ution of 1/(2 y (when set t	e magnetome? 2^12), with a to a value othe later firmwal	range of app er than 0, oi	oroximately - n NavChips v	+8.0 to -8.0. vith magneto	. Currently se				

Register 78 (0x4E) – MAG_SI_1_2_L											
Description	Mag soft iro	Mag soft iron matrix (1, 2), LSB									
Bits	Bit 7	Bit 7         Bit 6         Bit 5         Bit 4         Bit 3         Bit 2         Bit 1         Bit 0									
Default				(	)						
Bits RW		R/W									
Bits Name				MAG_S	l_1_2_L						
Details	with a resoluthe DLL only	ution of 1/(2 y (when set t	e magnetome 2^12), with a to a value oth later firmwar	range of apper than 0, or	oroximately - n NavChips w	+8.0 to -8.0. vith magneto	Currently se	et/used by			



#### Document: ICD-0017 Revision: 3

Date: 2015-08-12

Register	Register 79 (0x4F) – MAG_SI_1_2_H										
Description	Description Mag soft iron matrix (1, 2), MSB										
Bits	Bit 7	Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0									
Default				(	)						
Bits RW		R/W									
Bits Name				MAG_S	_1_2_H						
Details	with a resoluthe DLL only	ution of 1/(2 y (when set t	e magnetome ^12), with a o a value oth later firmwa	range of app er than 0, or	oroximately - n NavChips w	+8.0 to −8.0. vith magneto	. Currently se				

Register	Register 80 (0x50) – MAG_SI_2_0_L										
Description	Description Mag soft iron matrix (2, 0), LSB										
Bits	Bit 7	Bit 7         Bit 6         Bit 5         Bit 4         Bit 3         Bit 2         Bit 1         Bit 0									
Default				(	)						
Bits RW		R/W									
Bits Name				MAG_S	I_2_0_L						
Details	with a resoluthe DLL only	ution of 1/(2 y (when set t	e magnetome 2^12), with a to a value oth later firmwai	range of app er than 0, or	roximately - n NavChips w	+8.0 to -8.0. vith magneto	Currently se	et/used by			

Register 81 (0x51) – MAG_SI_2_0_H											
Description	Mag soft iron matrix (2, 0), MSB										
Bits	Bit 7	Bit 7         Bit 6         Bit 5         Bit 4         Bit 3         Bit 2         Bit 1         Bit 0									
Default				(	)						
Bits RW	R/W										
Bits Name				MAG_S	I_2_0_H						
Details	with a resoluthe DLL only	ution of 1/(2 y (when set t	e magnetome (^12), with a o a value oth later firmwar	range of app er than 0, or	proximately - n NavChips v	+8.0 to -8.0. vith magneto	Currently se				



#### Document: ICD-0017 Revision: 3

Date: 2015-08-12

Register	Register 82 (0x52) – MAG_SI_2_1_L										
Description	Description Mag soft iron matrix (2, 1), LSB										
Bits	Bit 7	Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0									
Default				(	)						
Bits RW		R/W									
Bits Name				MAG_S	I_2_1_L						
Details	with a resol the DLL only	ution of 1/(2 y (when set t	e magnetome ^12), with a o a value oth later firmwai	range of app er than 0, or	proximately - n NavChips w	+8.0 to -8.0. vith magneto	. Currently se				

Register	Register 83 (0x53) – MAG_SI_2_1_H										
Description	Description Mag soft iron matrix (2, 1), MSB										
Bits	Bit 7	Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0									
Default				(	)						
Bits RW		R/W									
Bits Name				MAG_S	_2_1_H						
Details	with a resoluthe DLL only	ution of 1/(2 / (when set t	e magnetome?^12), with a co a value othe later firmwal	range of app er than 0, or	roximately - n NavChips w	+8.0 to -8.0. vith magneto	Currently se				

Register 84 (0x54) – MAG_SI_2_2_L										
Description	Mag soft iro	Mag soft iron matrix (2, 2), LSB								
Bits	Bit 7	Bit 7         Bit 6         Bit 5         Bit 4         Bit 3         Bit 2         Bit 1         Bit 0								
Default				(	)					
Bits RW		R/W								
Bits Name				MAG_S	l_2_2_L					
Details	with a resoluthe DLL only	ution of 1/(2 / (when set t	e magnetome 2^12), with a to a value oth later firmwar	range of app er than 0, or	oroximately - n NavChips w	+8.0 to -8.0. vith magneto	Currently se	et/used by		



#### Document: ICD-0017 Revision: 3

Date: 2015-08-12

Register 85 (0x55) – MAG_SI_2_2_H											
Description	Mag soft iron matrix (2, 2), MSB										
Bits	Bit 7	Bit 7         Bit 6         Bit 5         Bit 4         Bit 3         Bit 2         Bit 1         Bit 0									
Default				(	0						
Bits RW		R/W									
Bits Name				MAG_S	I_2_2_H						
Details	with a resoluthe DLL only	ution of 1/(2 y (when set t	e magnetome?^12), with a o a value oth	range of app er than 0, o	oroximately n NavChips v	+8.0 to -8.0. vith magneto	. Currently se	et/used by			

Register 86 (0x56) – CALDATE_BYTE0											
Description	ption Calibration date byte 0 (LSB)										
Bits	Bit 7         Bit 6         Bit 5         Bit 4         Bit 3         Bit 2         Bit 1         Bit 0										
Default				Vai	ies						
Bits RW		R									
Bits Name				CALDAT	E_BYTE0						
Details	24-bit unsig For example mean CALD	gned integer 2, 2015–03– ATE_BYTE0 t	YMMDD" form , ((CALDATE_ 22 would be hrough CALD (233<<8)   (2	BYTE2 << 10 stored as the DATE_BYTE2	6)   (CALDAT e integer 322 would be 22	E_BYTE1 << 2015 (or 0x0	8)   (CALDA 4E9DF), whic	TE_BYTE0)). h would			

Register 87 (0x57) – CALDATE_BYTE1												
Description	n Calibration date byte 1											
Bits	Bit 7	Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0										
Default		Varies										
Bits RW		R										
Bits Name				CALDAT	E_BYTE1							
Details	24-bit unsig For example mean CALD	Calibration date in "2YYYMMDD" format, and values are stored in MMDDYYY format. Value is a 24-bit unsigned integer, ((CALDATE_BYTE2 << 16)   (CALDATE_BYTE1 << 8)   (CALDATE_BYTE0)). For example, 2015-03-22 would be stored as the integer 322015 (or 0x04E9DF), which would mean CALDATE_BYTE0 through CALDATE_BYTE2 would be 223 (0xDF), 233 (0xE9), 4 (0x04), respectively; (4<<16)   (233<<8)   (223) = 322015.										



# NavChip™ Interface Control Document

Document: ICD-0017 Revision: 3

Date: 2015-08-12

Register 88 (0x58) – CALDATE_BYTE2											
Description	Calibration date byte 2 (MSB)										
Bits	Bit 7	Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0									
Default				Vai	ies						
Bits RW		R									
Bits Name				CALDAT	E_BYTE2						
Details	24-bit unsig For example mean CALD	gned integer 2, 2015–03– ATE_BYTE0 t	YMMDD" forr , ((CALDATE_ 22 would be hrough CALE (233<<8)   (2	BYTE2 << 1 stored as the DATE_BYTE2	6)   (CALDAT e integer 322 would be 22	ΓΕ_BYTE1 << 2015 (or 0x0	( 8)   (CALDA 4E9DF), which	TE_BYTE0)). ch would			

Register	89 (0x59) -	DISC_FLAG											
Description	Discrete flag b	oyte											
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0					
Default	Varies	Varies Varies Varies Varies Varies Varies											
Bits RW	R	R R R R R											
Bits Name	DFB_E1	DFB_E1 DFB_E2 DFB_D DFB_S DFB_F DFB_R DFB_I											
Details	curre DFB_ DFB_ PFB_ Regis 32 co signi 1, etc 200 pack DFB_ the f	E1 (Bit 7) – The ent output integ E2 (Bit 6) – The D (Bit 5) – Rese S (Bit 4) – The Sters (256 bits), onfiguration regificant, i.e. pack c. In general, th Hz, this allows lets are missed of F (Bit 3) – Fault ault will be avai R (Bit 2) – Resel I (Bits 1–0) – Thg).	ration period. E2 flag can broved for future flag represer where n is desisters (0–31) et ID 0 will be e bit sent is bregisters 0–31 during that tirbit, set if the lable in regist ved for future	e used to not e use its the value etermined by every frame. bit 0 of regin it (PACKET_II to be reconsine. are are any rur er 23 (RUNTI	of the nth bit PacketID. Th Bits are sent ster 0, packe D % 8) of regi structed ever	arrently reser t of the first 3 is allows stre from least to t ID 10 will b ster floor(PAI y 1.28 secon gs; additiona	ved).  32 Configaming of most e bit 1 of CKET_ID/ds, if no	guration f the first f register (8). At data ution on					



#### Document: ICD-0017 Revision: 3

Date: 2015-08-12

Register	Register 90 (0x5A) – CAL_REV_BYTE0										
Description	n Calibration revision, byte 0 (LSB)										
Bits	Bit 7	Bit 7         Bit 6         Bit 5         Bit 4         Bit 3         Bit 2         Bit 1         Bit 0									
Default		Varies									
Bits RW		R									
Bits Name				CAL_RE\	/_BYTE0						
Details	calibration ( technique is	this version	changes if th . Certain firn	16-bit unsigne calibration	methods ch	ange, such a	as if a new ca	llibration			

Register	Register 91 (0x5B) – CAL_REV_BYTE1										
Description	Description Calibration revision, byte 1 (MSB)										
Bits	Bit 7         Bit 6         Bit 5         Bit 4         Bit 3         Bit 2         Bit 1         Bit 0										
Default				Vai	ries						
Bits RW		R									
Bits Name				CAL_RE	V_BYTE1						
Details	calibration (	this version introduced	revision is a changes if th ). Certain firn vChip.	e calibration	methods ch	ange, such a	as if a new ca	alibration			

Register 92 (0x5C) – HW_REV											
Description	Hardware revision										
Bits	Bit 7	Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0									
Default		Varies									
Bits RW		R									
Bits Name				HW_	REV						
Details	change; firn intended for The revision	Indicates the hardware revision of the NavChip; changes when internal components of the NavChip change; firmware is specific to hardware revisions (i.e. it is not possible to use a firmware intended for a hardware revision 'A' NavChip in a hardware revision 'B' NavChip, and vice versa). The revision is numeric, but is referred to as the corresponding ASCII character in some software e.g. revision 71 is the same as revision 'G').									



Document: ICD-0017

Revision: 3 Date: 2015-08-12

Register 144 (0x90) – MAG_NOM_DIP_1											
Description	Magnetometer nominal dip angle (byte 0)										
Bits	Bit 7	Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0									
Default				(	)						
Bits RW		R/W									
Bits Name				MAG_NC	M_DIP_1						
Details	ISDemo or c	other softwar sources of m	magnetome e. Used to he agnetic inter	elp the DLL p	artially/com	pletely disab	ole use of the	compass			

Register 145 (0x91) – MAG_NOM_DIP_2										
Description	Scription Magnetometer nominal dip angle (byte 1)									
Bits	Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0									
Default				(	)					
Bits RW		R/W								
Bits Name				MAG_NC	M_DIP_2					
Details	ISDemo or o	ther softwar	magnetome re. Used to he agnetic inter	elp the DLL p	artially/com	pletely disab	le use of the	compass		

Register 146 (0x92) – MAG_NOM_DIP_3											
Description	Magnetometer nominal dip angle (byte 2)										
Bits	Bit 7	Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0									
Default		0									
Bits RW		R/W									
Bits Name				MAG_NC	M_DIP_3						
Details	ISDemo or c	ther softwar	magnetomer re. Used to he agnetic interf	elp the DLL p	artially/com	pletely disab	le use of the	compass			



#### Document: ICD-0017 Revision: 3

Date: 2015-08-12

Register 147 (0x93) – MAG_NOM_DIP_4											
Description	Magnetometer nominal dip angle (byte 3)										
Bits	Bit 7	Bit 7         Bit 6         Bit 5         Bit 4         Bit 3         Bit 2         Bit 1         Bit 0									
Default				ı	0						
Bits RW		R/W									
Bits Name				MAG_NC	M_DIP_4						
Details	ISDemo or o	other softwar sources of ma	e. Used to he	elp the DLL p	artially/com	pletely disab	by the InterSe ble use of the avior when n	compass			

Register 148 (0x94) – MAG_NOM_MAG_1												
Description	Magnetometer nominal magnitude (byte 0)											
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0				
Default	0											
Bits RW				R	/W							
Bits Name				MAG_NO	M_MAG_1							
Details	InterSense I use of the c	IEE-754 float (byte 1) of magnetometer nominal magnitude (in Gauss). Written/used by the InterSense DLL via ISDemo or other software. Used to help the DLL partially/completely disable use of the compass when near sources of magnetic interference. Does not affect NavChip behavior when not used with the DLL.										

Register 149 (0x95) – MAG_NOM_MAG_2											
Description	Magnetometer nominal magnitude (byte 1)										
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
Default	0										
Bits RW				R	W						
Bits Name	MAG_NOM_MAG_2										
Details	InterSense E use of the c	IEE-754 float (byte 2) of magnetometer nominal magnitude (in Gauss). Written/used by the InterSense DLL via ISDemo or other software. Used to help the DLL partially/completely disable use of the compass when near sources of magnetic interference. Does not affect NavChip behavior when not used with the DLL.									



#### Document: ICD-0017 Revision: 3

Date: 2015-08-12

## $NavChip^{TM}$ Interface Control Document

Register 150 (0x96) – MAG_NOM_MAG_3												
Description	Magnetometer nominal magnitude (byte 2)											
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0				
Default	0											
Bits RW				R	/W							
Bits Name				MAG_NO	M_MAG_3							
Details	InterSense I use of the c	IEE-754 float (byte 3) of magnetometer nominal magnitude (in Gauss). Written/used by the InterSense DLL via ISDemo or other software. Used to help the DLL partially/completely disable use of the compass when near sources of magnetic interference. Does not affect NavChip behavior when not used with the DLL.										

Register 151 (0x97) – MAG_NOM_MAG_4												
Description	Magnetometer nominal magnitude (byte 3)											
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0				
Default	0											
Bits RW	R/W											
Bits Name	MAG_NOM_MAG_4											
Details	InterSense E use of the c	IEE-754 float (byte 4) of magnetometer nominal magnitude (in Gauss). Written/used by the InterSense DLL via ISDemo or other software. Used to help the DLL partially/completely disable use of the compass when near sources of magnetic interference. Does not affect NavChip behavior when not used with the DLL.										

Register 159 (0x9F) – STREAM_TO												
Description	Stream timeout in increments of 0.1 seconds											
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0				
Default				(	)							
Bits RW	R/W											
Bits Name	STREAM_TO											
Details	the register streaming o must be sen values to fla communicat	value times f data after It before the Ish, and is cl Ition with the	eout feature.  0.1 seconds  1.0 seconds).  timeout occue ared autom NavChip is r Streaming" c	(i.e. setting to the continue of the continue	the register to streaming do ster value is it reaches ze aming can als	o 10 will aut lata, the "Sta NOT saved w ero. Note tha so be stoppe	omatically strt Streaming when saving tas long as d by sending	op the " command register g the				



## Document: ICD-0017

Revision: 3 Date: 2015-08-12

Register 255 (0xFF) – SAVE_RESTORE												
Description	scription Save/Restore configuration											
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0				
Default				(	)							
Bits RW	R/W											
Bits Name				SAVE_R	ESTORE							
Details	register to 0 restores all than 115200 write the ne	Saves configuration registers, or restores configuration registers to default values. Setting this register to 0 saves the registers to flash memory (persists after a power cycle). Setting it to 1 restores all registers to default values (note that this will change the baud rate if a baud rate other than 115200 baud is in use). Also, note that restoring the registers to default values will NOT write the new defaults to flash memory, unless a 0 is written to the register afterwards to save the new default register values.										