

## **General Description**

The MAX6652 system supervisor monitors multiple power-supply voltages, including its own, and also features an on-board temperature sensor. Voltages and temperature are converted to an 8-bit code using an analog-to-digital converter (ADC). A multiplexer automatically sequences through the voltage and temperature measurements. The digitized signals are then stored in registers and compared to the over/under threshold limits programmed over the 2-wire serial interface.

When a temperature measurement exceeds the programmed threshold, or when an input voltage falls outside the programmed voltage limits, the MAX6652 generates a latched interrupt output ALERT. Three interrupt modes are available for temperature excursions: default mode, one-time interrupt mode, and comparator mode. The ALERT output is cleared, except for temperature interrupts generated in comparator mode, by reading the interrupt status register (Table 5). The ALERT output can also be masked by writing to the appropriate bits in the interrupt mask register (Table 6) or by setting bit 1 of the configuration register (Table 4) to 0. The MAX6652 I<sup>2</sup>C<sup>™</sup>-compatible/SMBus interface also responds to the SMB alert response address.

The 2-wire serial interface accepts both I<sup>2</sup>C and standard system management bus (SMBus) write byte, read byte. send byte, and receive byte commands to program the alarm thresholds and to read voltage and temperature data. Voltage data is scaled so that when the nominal voltage is present at a pin (e.g., 3.3V for the 3.3V<sub>IN</sub> pin), the conversion result is equal to 3/4 of the ADC full-scale range or a decimal count of 192 (Table 3). The temperature data format is 7 bits plus sign, with each data bit representing 1°C, in two's complement format (Table 2).

The MAX6652 has only one address pin, ADD. One of four different address codes can be selected by connecting the ADD pin to GND, Vcc. SDA, or SCL. Whenever an I<sup>2</sup>C-compatible/SMBus transaction is initiated, the two LSBs of the slave address register are determined by connection, setting the chip address to one of four possible values. In addition, an address code can also be directly written to the serial address register. This code will overwrite the code set by connection of the ADD pin, until the MAX6652 is taken through a power-on reset cycle.

The MAX6652 features 60Hz or 50Hz line-frequency rejection for optimal performance. The device operates from +2.7V to +5.5V and is specified for operation from -40°C to +125°C. It is available in a tiny 10-pin µMAX package.

 $I^2C$  is a trademark of Philips Corp.

### **Features**

- ♦ Monitors Four Voltages (2.5V, 3.3V, 12V, V<sub>CC</sub>)
- ♦ Monitors Local Temperature
- **♦** Temperature Measurement Accuracy,  $\pm 2^{\circ}C$  (T<sub>A</sub> =  $\pm 25^{\circ}C$ )
- ♦ User-Programmable Voltage and Temperature **Thresholds**
- ♦ Alert Function with Ability to Respond to SMB **Alert Response Address**
- ♦ +2.7V to +5.5V Supply Range
- ♦ -40°C to +125°C Temperature Range
- ♦ 60Hz or 50Hz Line-Frequency Rejection
- ♦ Tiny 10-Pin µMAX Package


### **Applications**

Workstations Networking Servers **Telecommunications** 

## **Ordering Information**

PART	TEMP. RANGE	PIN-PACKAGE	
MAX6652AUB	-40°C to +125°C	10 μMAX	

## Pin Configuration



Typical Application Circuit and Functional Diagram appear at end of data sheet.

Maxim Integrated Products 1

### **ABSOLUTE MAXIMUM RATINGS**

All Voltages Are Referenced to GND		
Vcc	0.3V to +6.0V	Operating Temperature Range40°C to +125°C
Voltage on 12V <sub>IN</sub>	0.3V to +16V	Storage Temperature Range65°C to +150°C
All Other Pins	0.3V to +6.0V	Continuous Power Dissipation (T <sub>A</sub> = +70°C)
Output Current (SDA, ALERT)	1mA to +50mA	10-Pin µMAX (derate 5.6mW/°C above +70°C)444mW
Junction Temperature	+150°C	Lead Temperature (soldering, 10s)+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **ELECTRICAL CHARACTERISTICS**

 $(T_A = -40^{\circ}C \text{ to } +125^{\circ}C, \text{ unless otherwise noted. Typical values are at } V_{CC} = +5V, T_A = +25^{\circ}C.)$ 

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
POWER SUPPLY							
Supply Voltage	Vcc					5.5	V
	Icc	Active			200	500	μΑ
Supply Current	I <sub>SD</sub>	Shutdown mode, grounded	all digital inputs are		<1	10	μΑ
Power-On Reset Voltage		V <sub>CC</sub> _ rising or fall	ing edge		2		V
TEMPERATURE				•			
			T <sub>A</sub> = +25°C			±2	
Accuracy (Note 5)		$V_{CC} = +5V$	-20°C ≤ T <sub>A</sub> ≤ +80°C			±3	°C
			-40°C ≤ T <sub>A</sub> ≤ +125°C			±5	]
PSRR		$V_{CC} = +2.7V \text{ to } +$	5.5V		0.7	1.3	°C/V
Resolution					±1		°C
ADC CHARACTERISTICS							
Total Unadjusted Error	TUE	V <sub>IN</sub> > 10LSB			±1	±1.5	%
Differential Nonlinearity	DNL	V <sub>IN</sub> > 10LSB				±1	LSB
Supply Sensitivity	PSS	$V_{CC} = +2.7V \text{ to } +5.5V$			±1		V
Input Resistance	RIN	12V <sub>IN</sub> , 2.5V <sub>IN</sub> , 3.3	V <sub>IN</sub>	100	150	200	kΩ
Total Monitoring Cycle Time	tc	(Note 1)			200	300	ms
SCL, SDA, ADD							
Logic Input Low Voltage	$V_{IL}$					0.8	V
Logic Input High Voltage	ViH	V <sub>CC</sub> ≤ 3.6V		2.0			V
Logic Input Flight Voltage	VIH	V <sub>CC</sub> > 3.6V		2.6			V
SDA Output Low Voltage	Vol	I <sub>SINK</sub> = 3mA				400	mV
Input Leakage Current	I <sub>LEAK</sub>	$V_{IN} = 0 \text{ or } 5V$				±1	μΑ
ALERT							
Output Low Voltage	V <sub>OLA</sub>	$I_{SINK} = 1.2$ mA, $V_{CC} > 2.7$ V				0.3	V
Odiput Low Voltage	VOLA	I <sub>SINK</sub> = 3.2mA, V <sub>CC</sub> > 4.5V				0.4	V
TIMING							
Serial Clock Frequency	fscl			0		400	kHz
Bus Free Time Between STOP and START	tBUF			1.3			μs

### **ELECTRICAL CHARACTERISTICS (continued)**


 $(T_A = -40^{\circ}\text{C to} + 125^{\circ}\text{C}, \text{ unless otherwise noted. Typical values are at } V_{CC} = +5V, T_A = +25^{\circ}\text{C.})$ 


PARAMETER	SYMBOL	CONDITIONS		TYP	MAX	UNITS
START Condition Hold Time	thd:sta		0.6			μs
STOP Condition Hold Time	tsu:sto		0.6			μs
Clock Low Period	tLOW		1.3			μs
Clock High Period	thigh		0.6			μs
Data Setup Time	tsp:dat		100			ns
Data Hold Time	thd:dat	(Note 2)	0		0.9	μs
Receive SCL/SDA Minimum Rise Time	t <sub>R</sub>	(Note 3)		20 + 0.1C <sub>B</sub>		ns
Receive SCL/SDA Maximum Rise Time	t <sub>R</sub>	(Note 3)		300		ns
Receive SCL/SDA Minimum Fall Time	tF	(Note 3) 20 + 0.1C <sub>B</sub>			ns	
Receive SCL/SDA Maximum Fall Time	tF	(Note 3)		300		ns
Transmit SDA Fall Time	tF	400pF, I <sub>SINK</sub> = 3mA 20 + 0.1C <sub>B</sub> 30		300	ns	
Pulse Width of Spike Suppressed	tsp	(Note 4)		50		ns


- Note 1: Total monitoring time includes temperature conversion and four analog input voltage conversions.
- Note 2: A master device must provide at least a 300ns hold time for the SDA signal, referred to V<sub>IL</sub> of the SCL signal, to bridge the undefined region of SCL's falling edge.
- Note 3: CB = total capacitance of one bus line in pF. Rise and fall times are measured between 0.3 x V<sub>CC</sub> to 0.7 x V<sub>CC</sub>.
- Note 4: Input filters on SDA, SCL, and ADD suppress noise spikes <50ns.
- **Note 5:** Guaranteed but not tested over the entire temperature range.

## Typical Operating Characteristics

 $(V_{CC} = +5V, ADD = GND, \overline{ALERT} = 10k\Omega \text{ to } V_{CC}, T_A = +25^{\circ}C, \text{ unless otherwise noted.})$ 









## Typical Operating Characteristics (continued)

 $(V_{CC} = +5V, ADD = GND, \overline{ALERT} = 10k\Omega \text{ to } V_{CC}, T_A = +25^{\circ}C, \text{ unless otherwise noted.})$ 





## Pin Description

PIN	NAME	FUNCTION
1	12V <sub>IN</sub>	Analog Input. Monitors 12V supply.
2	2.5V <sub>IN</sub>	Analog Input. Monitors 2.5V supply.
3	3.3V <sub>IN</sub>	Analog Input. Monitors 3.3V supply.
4	N.C.	No Connection. Can be connected to GND to improve thermal conductivity.
5	GND	Ground
6	ALERT	SMBus Alert (Interrupt) Output, Open Drain. Alerts the master that a temperature or voltage limit has been violated.
7	ADD	SMBus Address Select Input. ADD is sampled at the beginning of each I <sup>2</sup> C-compatible/SMBus transaction, and the 2 LSBs of the slave address register are determined by ADD's connection to GND, SDA, SCL, or V <sub>CC</sub> .
8	SDA	I <sup>2</sup> C-Compatible/SMBus Serial Data Interface
9	SCL	I <sup>2</sup> C-Compatible/SMBus Serial Clock Input
10	Vcc	Supply Voltage Input, +2.7V to +5.5V. Also serves as a voltage monitor input. Bypass V <sub>CC</sub> to GND with a 0.1µF capacitor.

### **Detailed Description**

The MAX6652 is a voltage and temperature monitor designed to communicate through an  $I^2$ C-compatible/SMBus interface with an external microcontroller ( $\mu$ C). A  $\mu$ C with no built-in  $I^2$ C-compatible or SMBus capabilities can generate SMBus serial commands by "bit-banging" general-purpose input-output (GPIO) pins.

The MAX6652 can monitor external supply voltages of typically 2.5V, 3.3V, and 12V, as well as its own supply voltage and temperature. This makes it ideal for supervisor and thermal management applications in telecommunications, desktop and notebook computers, workstations, and net-

working equipment. All inputs are converted to an 8-bit code using an ADC with an oversampling ratio of 8 to improve noise rejection. The oversampling ratio can be reduced by a factor of 4, with a corresponding reduction in the monitoring cycle time, by setting bit 5 of the configuration register to 1. Each input voltage is scaled down by an on-chip resistive divider so that its output, at the nominal input voltage, is 3/4 of the ADC's full-scale range, or a decimal count of 192 (Table 3). Table 1 is the register map and Table 2 is the temperature data format.

**Table 1. Register Map** 

ADDRESS	READ/WRITE	POWER-ON DEFAULT	DESCRIPTION
20h	R	_	Data register for 2.5 V <sub>IN</sub> measurement
21h	R	_	Data register for 12V <sub>IN</sub> measurement
22h	R	_	Data register for 3.3V <sub>IN</sub> measurement
23h	R	_	Data register for V <sub>CC</sub> measurement
27h	R	_	Data register for temperature measurement
2Bh	R/W	1101 0011 (1.1 × 2.5V)	High limit for 2.5V <sub>IN</sub>
2Ch	R/W	1010 1101 (0.9 × 2.5V)	Low limit for 2.5V <sub>IN</sub>
2Dh	R/W	1101 0011 (1.1 × 12V)	High limit for 12V <sub>IN</sub>
2Eh	R/W	1010 1101 (0.9 × 12V)	Low limit for 12V <sub>IN</sub>
2Fh	R/W	1101 0011 (1.1 × 3.3V)	High limit for 3.3V <sub>IN</sub>
30h	R/W	1010 1101 (0.9 × 3.3V)	Low limit for 3.3V <sub>IN</sub>
31h	R/W	1101 0011 (1.1 × 5V)	High limit for V <sub>CC</sub>
32h	R/W	1010 1101 × (0.9 × 5V)	Low limit for V <sub>CC</sub>
39h	R/W	0101 0000 × (+80°C)	Hot temperature limit
3Ah	R/W	0100 0001 × (+65°C)	Hot temperature hysteresis
40h	R/W	0000 1000	Configuration register
41h	R	0000 0000	Interrupt status register
43h	R/W	0000 0000	Interrupt mask register
48h	R/W	0010 1XXY	Device address register. The values of XX are dependent on the status of the ADD pin.  Power-On Default ADD Connection  0010 100Y To GND  0010 101Y To V <sub>CC</sub> 0010 110Y To SDA  0010 111Y To SCL  Y (bit 0) is the SMBus read/write bit. When the 7-bit chip address is read back from the serial address register, an 8-bit word will be presented with a 0 in bit 0 (Y).
4Bh	R/W	0000 0000	Temperature configuration register

**Table 2. Temperature Data Format** 

TEMPERATURE (°C)	DIGITAL OUTPUT (BINARY)	DIGITAL OUTPUT (HEX)
+125	0111 1101	7D
+25	0001 1001	19
+1	0000 0001	01
0	0000 0000	00
-1	1111 1111	FF
-25	1110 0111	E7
-40	1101 1000	D8

Writing a 1 to bit 0 of the configuration register starts the monitoring function. The device will perform a sequential sampling of all the inputs, starting with the internal temperature sensor and continuing with 2.5V<sub>IN</sub>,  $12V_{IN}$ ,  $3.3V_{IN}$ , and  $V_{CC}$ . If the master terminates the conversion, the sequential sampling will not stop until the sampling cycle is completed and the results are stored. When it starts again, it will always start with the temperature measurement.

An interrupt signal is generated when a temperature measurement goes above the hot limit or when a voltage measurement is either above the high limit or below the low limit. This will cause the open-drain output (ALERT) to go to the active-low state and set each

corresponding interrupt status bit (bits 0 through 4) to 1 (Table 5). The interrupt will be cleared by reading the interrupt status register, except for temperature interrupts generated in comparator mode. Reading the interrupt status register also clears the register itself, except for temperature interrupt bits set in comparator mode.

Unless the fault is removed, the ALERT output will only remain cleared until the end of the next conversion cycle where it will again be asserted. The ALERT output can also be masked by writing to the appropriate bits in the interrupt mask register (Table 6) or by setting bit 1 of the configuration register (Table 4) to 0.

### **ADC** and Multiplexer

The ADC integrates over a 66ms period, an integral multiple of the line period with excellent noise rejection. The internal oscillator is trimmed to produce a 66ms conversion time for temperature and 33ms for each voltage. This is equivalent to 4 and 2 cycles of 60Hz, respectively, and provides protection against noise pickup from the main supply. The internal oscillation frequency can be changed to provide the same protection against 50Hz by setting bit 7 in the configuration register to 1 (Table 4). The multiplexer automatically sequences through the inputs, measuring voltages, and temperature.

**Table 3. Voltage Data Format** 

ADC OUTPUT CODE	INPUT VOLTAGE AT 12V <sub>IN</sub>	INPUT VOLTAGE AT 2.5V <sub>IN</sub>	INPUT VOLTAGE AT 3.3V <sub>IN</sub>	Vcc
LSB weight	62mV (12V/192)	13mV (2.5V/192)	17.2mV (3.3V/192)	26mV (5.0V/192)
0	< 62mV	< 13mV	< 17.2mV	_
1	62mV - 125mV	13mV - 26mV	17.2mV - 34.4mV	_
2	125mV - 187mV	26mV - 39mV	34.4mV - 51.6mV	_
_	_	_	_	_
64 (1/4 scale)	4.000V - 4.063V	833mV - 846mV	1.100V - 1.117V	_
_	_	_	_	_
128 (1/2 scale)	8.000V - 8.063V	1.667V - 1.680V	2.200V - 2.217V	3.330V - 3.560V
_	_	_	_	_
192 (3/4 scale)	12.000V - 12.063V	2.500V - 2.513V	3.300V - 3.317V	5.000V - 5.026V
_	_	_	_	_
253	15.813V - 15.875V	3.294V - 3.307V	4.348V - 4.366V	6.566V - 6.615V
254	15.875V - 15.938V	3.572V - 3.586V	4.366V - 4.383V	6.615V - 6.640V
255	> 15.938	> 3.586	> 4.383	> 6.640

**Table 4. Configuration Register (Address 41h, Power-Up Default = 00h)** 

BIT	NAME	READ/WRITE	DESCRIPTION
0	Start/Stop	R/W	This bit controls the monitoring loop. Setting the bit to 0 stops the monitoring loop and puts the device into shutdown mode. The I <sup>2</sup> C/SMBus interface is still active during the shutdown mode. Setting the bit to 1 starts the monitoring cycle. All high/low limits should be set before setting this bit to 1.
1	Interrupt Enable	R/W	This bit is used to enable or disable the interrupt output. Setting the bit to 1 enabes the interrupt output; setting the bit to 0 disables the interrupt output.
2	Reserved	_	_
3	Interrupt Clear	R/W	This bit is used to clear the interrupt output when it is set to high. It will not affect the interrupt status register. The monitoring loop will not start until the bit is set to 0.
4	Line Frequency Select	R/W	This bit controls the internal clock frequency. Setting the bit to 1 changes the clock frequency to 51.2kHz from 61.4kHz. This can improve the measurement accuracy when the power-line frequency is at 50Hz.
5	Short Cycle	R/W	This bit reduces the conversion rate by a factor of four when it is set to 1.
6	Reserved		_
7	Reset	R/W	This bit is used as a reset signal for the register initialization. The 1 of this bit will reset all the register values into the power-up default mode, including bit 7 itself.

## **Table 5. Interrupt Status Register (Address 41h, Power-Up Default = 00h)**

	_		
BIT	NAME	READ/WRITE	DESCRIPTION
0	2.5V <sub>IN</sub> Error	R	A 1 indicates either a high or low limit has been exceeded at the 2.5V <sub>IN</sub> input.
1	12V <sub>IN</sub> Error	R	A 1 indicates either a high or low limit has been exceeded at the 12V <sub>IN</sub> input.
2	3.3V <sub>IN</sub> Error	R	A 1 indicates either a high or low limit has been exceeded at the 3.3V <sub>IN</sub> input.
3	V <sub>CC</sub> Error	R	A 1 indicates either a high or low limit has been exceeded at the V <sub>CC</sub> input.
4	Temperature Error	R	A 1 indicates either a high or low limit has been exceeded at the internal temperature sensor. The conditions that will generate and clear this bit depend on the temperature interrupt mode selected by bits 0 and 1 in the temperature configuration register.
5, 6, 7	Reserved	_	_

Table 6. Interrupt Mask Register (Address 43h, Power-Up Default = 00h)

ВІТ	NAME	READ/WRITE	DESCRIPTION
0	2.5V	R/W	Setting the bit to 1 disables the interrupt status register bit (bit 0) and the ALERT output for the 2.5V <sub>IN</sub> input.
1	12V	R/W	Setting the bit to 1 disables the interrupt status register bit (bit 1) and the ALERT output for the 12V <sub>IN</sub> input.
2	3.3V	R/W	Setting the bit to 1 disables the interrupt status register bit (bit 2) and the ALERT output for the 3.3V <sub>IN</sub> input.
3	5.0V	R/W	Setting the bit to 1 disables the interrupt status register bit (bit 3) and the ALERT output for the V <sub>CC</sub> input.
4	Temperature	R/W	Setting the bit to 1 disables the interrupt status register bit (bit 4) and the ALERT output for temperature.
5, 6, 7	Reserved	_	_

#### **Low-Power Shutdown Mode**

Setting bit 0 in the configuration register to 0 stops the monitoring loop and puts the MAX6652 into low-power shutdown mode. In this mode, the  $I^2C$ -compatible/SMBus interface remains active, and the supply current drops to  $10\mu A$  or less.

### **Power-On Reset (POR)**

The MAX6652 power-on reset supply (POR) voltage is typically 2V. Below this supply voltage, all registers are reset, the device is put into shutdown mode, and the I<sup>2</sup>C-compatible/SMBus interface is inactive.

#### **Alarm Threshold Registers**

Two registers, a hot temperature limit (T<sub>HOT</sub>) at <sup>3</sup>9h and a hot temperature hysteresis (T<sub>HYST</sub>) at 3Ah, store alarm threshold data (Table 1). If a measured temperature exceeds the value of T<sub>HOT</sub>, an ALERT is asserted. Alerts are cleared and reasserted depending on the interrupt mode selected in the temperature configuration register (see ALERT Interrupts).

The POR state of the  $T_{HOT}$  register is 0101 0000 or +80°C. The POR state of the  $T_{HYST}$  register is 0100 0001 or +65°C.

High and low limits for the voltage inputs are stored in registers 2Bh through 32h. If a measured <u>voltage</u> is less than  $V_{LOW}$  or greater than  $V_{HIGH}$ , an  $\overline{ALERT}$  is asserted.

The POR states of the high- and low-voltage limits are 1.1 and 0.9 times the nominal voltage for each input, respectively.

#### **Interrupt Status Byte Functions**

The interrupt status register records temperature or voltage fault conditions whenever a limit is exceeded

(Table 5). Bits 0 through 3 correspond to the 2.5V, 12V, 3.3V, and 5V internal V<sub>CC</sub> voltage inputs, and bit 4 corresponds to the temperature. If a threshold has been crossed, the appropriate bit will contain a 1. In the default and one-time interrupt modes, reading the status register clears the register until a new out-of-range condition is detected.

### **ALERT** Interrupts

An out-of-range voltage or temperature causes the ALERT output signal to be asserted. However, if the assertion is caused by an out-of-range temperature, the ALERT output can operate in one of three different modes: default, one-time interrupt, and comparator modes. The ALERT signal can be cleared only by reading the interrupt status register (Table 5), except when the ALERT has been activated by an out-of-range temperature in comparator mode. In this case, ALERT is only cleared when the fault is removed. Reading the interrupt status register also clears this register, except for bit 4 in comparator mode. Unless the fault is removed, ALERT will be reasserted after the next conversion cycle. The ALERT output can also be masked by writing to the appropriate bits in the interrupt mask register (Table 6) or by setting bit 1 of the configuration register (Table 4) to 0.

The interrupt does not halt conversions. New temperature and voltage data continue to be available over the I<sup>2</sup>C-compatible/SMBus interface after ALERT is asserted. The three temperature ALERT modes are illustrated in Figure 1 and are selected through the temperature configuration register (Table 7). The ALERT output pin is open drain, so the device can share a common interrupt line.

#### Default Mode

An interrupt is initiated when temperature exceeds THOT (address 39Ah). The interrupt is cleared only by reading the interrupt status register. An interrupt will continue to be generated on subsequent measurements until temperature goes below THYST (address 3Ah).

#### One-Time Interrupt Mode

An interrupt is initiated when temperature exceeds THOT (address 39Ah). The interrupt is cleared only by reading the interrupt status register. The next interrupt is then initiated when temperature falls below the THYST (address 3Ah).

#### Comparator Mode

An interrupt is initiated when temperature exceeds  $T_{HOT}$  (address 39Ah). The  $\overline{ALERT}$  output will remain asserted low until the temperature goes below  $T_{HOT}$ . Reading the interrupt status register will not clear the  $\overline{ALERT}$  output or interrupt status bit in the register. The interrupt will continue to be generated on subsequent measurements until temperature falls below  $T_{HOT}$ .

Figure 1 shows successive interrupts and clears using a temperature fault as an example.

## I<sup>2</sup>C-Compatible/SMBus Digital Interface

From a software perspective, the MAX6652 appears as a set of byte-wide registers that contain voltage and temperature data, alarm threshold values, or control bits.

The device employs four standard I<sup>2</sup>C-compatible/ SMBus protocols: write byte, read byte, send byte, and receive byte (Figures 2, 3, 4).

#### **Slave Address**

The device address can be set to one of four different values by pin strapping ADD to GND, SDA, SCL, or VCC, so more than one MAX6652 can reside on the same bus without address conflicts (Table 1). The address pin state is checked at the beginning of each  $\rm l^2C$ -compatible/SMBus transaction and so is insensitive to glitches on VCC. Any address code can also be written to the serial address register and will overwrite the code set by connecting the ADD pin until the MAX6652 is taken through a POR cycle.

The MAX6652 also responds to the SMBus alert response address (see *Alert Response Address*).

#### Alert Response Address

The SMBus alert response interrupt pointer provides quick fault identification for simple slave devices that lack the complex, expensive logic needed to be a bus master. Usually the ALERT outputs of several slave

devices are wired-ORed to the same interrupt input of the host master. Upon receiving an interrupt signal, the host master can broadcast a receive byte transmission (Figure 2) with the alert response address (0001 1000). Then, any slave device that generated an interrupt attempts to identify itself by putting its own address on the bus.

The alert response can activate several different slave devices simultaneously, similar to the I<sup>2</sup>C general call. If more than one slave attempts to respond, bus arbitration rules apply, and the device with the lower address code wins. The losing device does not generate an acknowledge signal and continues to hold the interrupt line low until serviced. The MAX6652 does not automatically clear its ALERT when it responds to an alert response address. The host master must then clear or mask the ALERT by reading the interrupt status register, writing to the interrupt mask register, or setting bit 1 of the configuration register to 0 before it can identify other slaves generating an interrupt.

### **Command Byte Functions**

The 8-bit command byte register (Table 1) is the master index that points to the other data, configuration, limits, and address registers within the MAX6652. The functions of those other registers are described below.

#### **Configuration Byte Functions**

The configuration register (Table 4) is a read-write register with several functions:

Bit 0 puts the MAX6652 into software standby mode (STOP) or autoconvert (START) mode. The 2-wire interface is still active in the standby mode. All voltage and temperature limits should be set before setting this bit to 1.

**Bit 1** enables and disables the ALERT output. Setting this bit to 1 enables the ALERT output.

Bit 2 is reserved.

**Bit 3** clears the ALERT output and stops the monitoring loop when set to 1. Clearing the output will not affect the contents of the interrupt status registers.

**Bit 4** sets the analog-to-digital conversion speed to minimize interference from power-line frequencies. Setting this bit to 1 can improve accuracy when the power-line frequency is 50Hz. When the power-line frequency is 60Hz, bit 4 should be 0.

**Bit 5** reduces the oversampling ratio in the ADC from 8 to 2. This reduces the monitoring cycle time by a factor of 4 to typically 50ms at the cost of reduced noise rejection.

Table 7. Temperature Configuration Register

BIT	NAME	R/W	DESCRIPTION
0-1	Hot Temperature Interrupt Mode Select	R/W	Bit 1, Bit 0 → 00: Default Mode Bit 1, Bit 0 → 01: One-Time Interrupt Mode Bit 1, Bit 0 → 10: Comparator Mode Bit 1, Bit 0 → 11: Default Mode
2-7	Reserved	R/W	_




Figure 1. Alert Response to Temperature Interrupts

**Bit 6** is reserved. **Bit 7** resets all register values to their power-up default values. To reset all registers, set bit 7 to 1. This will also reset bit 7 to its power-up value of 0.

## Applications Information

### Sensing Circuit Board and Component Temperatures

Temperature sensor ICs like the MAX6652 that sense their own die temperatures must be mounted on or close to the object whose temperature they are intended to measure. Because there is a good thermal path between the 10-pin µMAX package's metal leads and the IC die, the MAX6652 can accurately measure the temperature of the circuit board to which it is soldered. If the sensor is intended to measure the temperature of a heat-generating component on the circuit board, it should be mounted as close as possible to that component and should share supply and ground traces (if they are not noisy) with that component where possible. This will maximize the heat transfer from the component to the sensor.

The thermal path between the plastic package and the die is not as good as the path through the leads, so the MAX6652, like all temperature sensors in plastic packages, will be less sensitive to the temperature of the surrounding air than to the temperature of the leads.

As with any IC, the wiring and circuits must be kept insulated and dry to avoid leakage and corrosion, especially if the part will be operated at cold temperatures where condensation can occur.

\_Chip Information

TRANSISTOR COUNT: 13,446

PROCESS: BiCMOS

#### **Write Byte Format**

s	ADDRESS	WR	ACK	COMMAND	ACK	DATA	ACK	Р
	7 bits			8 bits		8 bits		

Slave Address: equivalent to chip-select line of a 3-wire interface Command Byte: selects which register you are writing to

Data Byte: data goes into the register set by the command byte (to set thresholds, configuration masks, and sampling rate)

#### **Read Byte Format**

S	ADDRESS	WR	ACK	COMMAND	ACK	S	ADDRESS	RD	ACK	DATA	Ā	Р
	7 bits			8 bits			7 bits			8 bits		

Slave Address: equivalent to chip-select line Command Byte: selects which register you are reading from

Slave Address: repeated due to change in data-flow direction

Data Byte: reads from the register set by the command byte

#### **Send Byte Format**

S	ADDRESS	WR	ACK	COMMAND	ACK	Р
	7 bits			8 bits		

Data Byte: writes data to the register commanded by the last read byte or write byte transmission

 $S = Start \ condition$  Shaded = Slave transmission  $P = Stop \ condition$   $\overline{A} = Not \ acknowledged$ 

#### **Receive Byte Format**

s	ADDRESS	RD	ACK	DATA	Ā	Р
	7 bits			8 bits		

Data Byte: reads data from the register commanded by the last read byte or write byte transmission; also used for SMBus alert response return address

Figure 2. I<sup>2</sup>C/SMBus Protocols




Figure 3. I<sup>2</sup>C/SMBus Write Timing Diagram







Figure 4. I<sup>2</sup>C/SMBus Read Timing Diagram

## **Typical Application Circuit**

#### 3.3V Vcc CPU TO 12V -12V<sub>IN</sub> Vcc I2C/SMBus TO 2.5V 2.5V<sub>IN</sub> CONTROLLER SCL TO 3.3V MIXIM MAX6652 ADD N C GND ALERT

## **Functional Diagram**



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.