

STS5DNF20V

N-channel 20 V, 0.030 Ω typ, 5 A STripFETTM II Power MOSFET in a SO-8 package

Datasheet - production data





Figure 1. Internal schematic diagram



Features

Order code	V _{DSS}	R _{DS(on)} max.	I _D
STS5DNF20V	20 V	0.040 Ω @ 4.5 V	5 A
0100DN120V	20 V	0.045 Ω @ 2.7 V	JA

- Ultra low threshold gate drive (2.7 V)
- Standard outline for easy automated surface mount assembly

Applications

· Switching application

Description

This Power MOSFET has been developed using STMicroelectronics' unique STripFET process, which is specifically designed to minimize input capacitance and gate charge. This renders the device suitable for use as primary switch in advanced high-efficiency isolated DC-DC converters for telecom and computer applications, and applications with low gate charge driving requirements.

Table 1. Device summary

Order code	Marking	Package	Packaging
STS5DNF20V	5DF20V	SO-8	Tape and reel

Contents STS5DNF20V

Contents

1	Electrical ratings 3
2	Electrical characteristics 4
	2.1 Electrical characteristics (curves)
3	Test circuit 8
4	Package mechanical data
5	Revision history
Obsol	Electrical characteristics



STS5DNF20V Electrical ratings

1 Electrical ratings

Table 2. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V _{DS}	Drain-source voltage (V _{GS} = 0)	20	V
V _{GS}	Gate-source voltage	±12	V
I _D	Drain current (continuous) at T _C = 25 °C	5	Α
I _D	Drain current (continuous) at T _C = 100 °C	3	Α
I _{DM} ⁽¹⁾	Drain current (pulsed)	20	Α
P _{TOT}	Total dissipation at T _C = 25 °C (dual operation)	1.6	W
P _{TOT}	Total dissipation at T _C = 25 °C (single operation)	2	W
T _J	Max. operating junction temperature	-55 to 150	°C
T _{stg}	Storage temperature	33 (0 130)

^{1.} Pulse width limited by safe operating area.

Table 3. Thermal data

	Symbol	Parameter	Value	Unit
	D	Thermal resistance junction-ambient single operation	62.5	°C/W
	R _{thj-a}	Thermal resistance junction-ambient dual operation	78	°C/W
Obsole	te P	rodulos		

Electrical characteristics STS5DNF20V

2 **Electrical characteristics**

(T_{CASE} = 25 °C unless otherwise specified)

Table 4. On/off states

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source Breakdown voltage	$I_D = 250 \mu\text{A}, V_{GS} = 0$	20			V
l	Zero gate voltage	V _{DS} = 20			1	μΑ
I _{DSS}	Drain current (V _{GS} = 0)	V _{DS} = 20 V, T _C =125 °C			10	μA
I _{GSS}	Gate-body leakage current (V _{DS} = 0)	V _{GS} = ± 12 V			±100	nA
V _{GS(th)}	Gate threshold voltage	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$	0.6	7000		Ω
R-a/	Static drain-source	$V_{GS} = 4.5 \text{ V}, I_D = 2.5 \text{ A}$	v O	0.030	0.040	Ω
R _{DS(on)}	on- resistance	$V_{GS} = 2.7 \text{ V}, I_D = 2.5 \text{ A}$		0.037	0.045	Ω

Table 5. Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C_{iss}	Input capacitance	V 05.V (4.MI)	-	460		pF
C _{oss}	Output capacitance	$V_{DS} = 25 \text{ V, f} = 1 \text{ MHz,}$ $V_{GS} = 0$	-	200		pF
C _{rss}	Reverse transfer capacitance	1.63	-	50		pF
Qg	Total gate charge	V _{DD} = 16 V, I _D = 5 A,	-	8.5	11.5	nC
Q_{gs}	Gate-source charge	V _{GS} = 4.5 V	-	1.8		nC
Q _{gd}	Gate-drain charge	(see <i>Figure 13</i>)	-	2.4		nC

Table 6. Switching times

	Q _{gd} Gate-drain charge		(GGG / igare 10)	-	2.4		nC
	S	Table	6. Switching times				
$\begin{array}{c} \textbf{Symbo} \\ \hline \\ t_{d(on)} \\ \hline \\ t_r \\ \hline \\ t_{d(off)} \\ \hline \\ t_f \end{array}$	Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
	t _{d(on)}	Turn-on delay time		-	7	-	ns
	t _r	Rise time	V_{DD} =10 V, I_{D} =2.5A, R_{G} =4.5V	ı	33	-	ns
	t _{d(off)}	Turn-off delay time	(see <i>Figure 12</i>)	-	27	-	ns
	t _f	Fall Time		-	10	-	ns




Table 7. Source drain diode

OD	Parameter					_
OD	r dramotor	Test conditions	Min.	Тур.	Max	Unit
	Source-drain current		-		5	Α
I _{SDM} ⁽¹⁾ So	Source-drain current (pulsed)		-		20	Α
·	Forward on voltage $I_{SD} = 5 \text{ A}, V_{GS} = 0$ -		-		1.2	V
t _{rr} Re	Reverse recovery time	$I_{SD} = 5 \text{ A}, V_{DD} = 10 \text{ V},$	-	26		ns
Q _{rr} Re	Reverse recovery charge	di/dt = 100 A/us.			nC	
I _{RRM} Re	Reverse recovery current	(see <i>Figure 14</i>)	-	1		Α
	Reverse recovery current limited by safe operating area. se duration = 300 µs, duty cycle 1.5			401		



Electrical characteristics STS5DNF20V

Electrical characteristics (curves) 2.1

Figure 2. Safe operating area

lo(A) 10¹

Figure 3. Thermal impedance




Figure 4. Output characteristics




Figure 5. Transfer characteristics





Figure 6. Source-drain diode forward characteristics

Figure 7. Static drain-source on resistance






Figure 8. Gate charge vs gate-source voltage




Figure 9. Capacitance variations






Figure 10. Normalized gate threshold voltage vs temperature

Figure 11. Normalized on-resistance vs temperature





Test circuit STS5DNF20V

3 Test circuit

Figure 12. Switching times test circuit for resistive load

Figure 13. Gate charge test circuit




Figure 14. Test circuit for inductive load switching and diode recovery times

Figure 15. Unclamped Inductive load test circuit





Figure 16. Unclamped inductive waveform

Figure 17. Switching time waveform



4 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: www.st.com. ECOPACK[®] is an ST trademark.



4 □ ccc C SEATING PLANE С SECTION B-B BASE METAL -Obsolete Product(s). Obs 0016023_G_FU

Figure 18. SO-8 drawing

Table 8. SO-8 mechanical data

		mm	
Dim.	Min.	Тур.	Max.
А			1.75
A1	0.10		0.25
A2	1.25		
b	0.31		0.51
b1	0.28		0.48
С	0.10		0.25
c1	0.10		0.23
D	4.80	4.90	5.00
E	5.80	6.00	6.20
E1	3.80	3.90	4.00
е		1.27	
h	0.25	16,	0.50
L	0.40	60,	1.27
L1		1.04	
L2		0.25	
k	0°		8°
ccc	4(3)		0.10
ccc	gue		




Figure 19. SO-8 recommended footprint^(a)

a. All dimensions are in millimeters.

STS5DNF20V Revision history

5 Revision history

Table 9. Revision history

	Date	Revision	Changes
	21-Jun-2004	4	Complete document
	13-Nov-2006	5	The document has been reformatted
	02-May-2011	6	Table 1: Device summary has been corrected
	06-Mar-2014	7	Modified: Marking in Table 1 Updated: Section 4: Package mechanical data, Figure 12: Switching times test circuit for resistive load, Figure 13: Gate charge test circuit, Figure 14: Test circuit for inductive load switching and diode recovery times and Figure 15: Unclamped Inductive load test circuit. Minor text changes.
Opsole	ie Pro	ductl	S) Obsolete Prou

Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

ST PRODUCTS ARE NOT DESIGNED OR AUTHORIZED FOR USE IN: (A) SAFETY CRITICAL APPLICATIONS SUCH AS LIFE SUPPORTING, ACTIVE IMPLANTED DEVICES OR SYSTEMS WITH PRODUCT FUNCTIONAL SAFETY REQUIREMENTS; (B) AERONAUTIC APPLICATIONS; (C) AUTOMOTIVE APPLICATIONS OR ENVIRONMENTS, AND/OR (D) AEROSPACE APPLICATIONS OR ENVIRONMENTS. WHERE ST PRODUCTS ARE NOT DESIGNED FOR SUCH USE, THE PURCHASER SHALL USE PRODUCTS AT PURCHASER'S SOLE RISK, EVEN IF ST HAS BEEN INFORMED IN WRITING OF SUCH USAGE, UNLESS A PRODUCT IS EXPRESSLY DESIGNATED BY ST AS BEING INTENDED FOR "AUTOMOTIVE, AUTOMOTIVE SAFETY OR MEDICAL" INDUSTRY DOMAINS ACCORDING TO ST PRODUCT DESIGN SPECIFICATIONS. PRODUCTS FORMALLY ESCC, QML OR JAN QUALIFIED ARE DEEMED SUITABLE FOR USE IN AEROSPACE BY THE CORRESPONDING GOVERNMENTAL AGENCY.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2014 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

14/14 DocID7608 Rev 7

