


<b>General Description</b>		<b>Product Summary</b>	
<ul style="list-style-type: none"> <li>• Low <math>R_{DS(ON)}</math></li> <li>• Optimized for Load Switch</li> <li>• High Current Capability</li> <li>• ESD Protected</li> <li>• RoHS and Halogen-Free Compliant</li> </ul>		$V_{DS}$	30V
		$I_D$ (at $V_{GS}=10V$ )	16A
		$R_{DS(ON)}$ (at $V_{GS}=10V$ )	< 5.5mΩ
		$R_{DS(ON)}$ (at $V_{GS}=4.5V$ )	< 7.5mΩ
<b>Applications</b>		<b>Typical ESD protection</b>	
<ul style="list-style-type: none"> <li>• Suitable for loadswitch</li> <li>• Battery protection</li> </ul>		100% UIS Tested	HBM Class 2
		100% $R_g$ Tested	



<b>Orderable Part Number</b>	<b>Package Type</b>	<b>Form</b>	<b>Minimum Order Quantity</b>
AOSP32368	SO-8	Tape & Reel	3000

**Absolute Maximum Ratings  $T_A=25^\circ C$  unless otherwise noted**

<b>Parameter</b>	<b>Symbol</b>	<b>Maximum</b>	<b>Units</b>
Drain-Source Voltage	$V_{DS}$	30	V
Gate-Source Voltage	$V_{GS}$	$\pm 20$	V
Continuous Drain Current <sup>A</sup>	$I_D$	16	A
Current <sup>B</sup>		12	
Pulsed Drain Current <sup>C</sup>	$I_{DM}$	64	
Avalanche Current <sup>C</sup>	$I_{AS}$	30	A
Avalanche energy <sup>C</sup>	$E_{AS}$	45	mJ
Power Dissipation <sup>B</sup>	$P_D$	3.1	W
Temperature <sup>B</sup>		2	
Junction and Storage Temperature Range	$T_J, T_{STG}$	-55 to 150	°C

**Thermal Characteristics**

<b>Parameter</b>	<b>Symbol</b>	<b>Typ</b>	<b>Max</b>	<b>Units</b>
Maximum Junction-to-Ambient <sup>A</sup>	$R_{\theta JA}$	31	40	°C/W
Maximum Junction-to-Ambient <sup>A,D</sup>		59	75	°C/W
Maximum Junction-to-Lead	Steady-State $R_{\theta JL}$	16	24	°C/W

**Electrical Characteristics ( $T_J=25^\circ\text{C}$  unless otherwise noted)**

Symbol	Parameter	Conditions	Min	Typ	Max	Units
<b>STATIC PARAMETERS</b>						
$BV_{DSS}$	Drain-Source Breakdown Voltage	$I_D=250\mu\text{A}, V_{GS}=0\text{V}$	33			V
$I_{DSS}$	Zero Gate Voltage Drain Current	$V_{DS}=30\text{V}, V_{GS}=0\text{V}$ $T_J=55^\circ\text{C}$		1	5	$\mu\text{A}$
$I_{GSS}$	Gate-Body leakage current	$V_{DS}=0\text{V}, V_{GS}=\pm20\text{V}$			$\pm10$	$\mu\text{A}$
$V_{GS(\text{th})}$	Gate Threshold Voltage	$V_{DS}=V_{GS}, I_D=250\mu\text{A}$	1.3	1.85	2.4	V
$R_{DS(\text{ON})}$	Static Drain-Source On-Resistance	$V_{GS}=10\text{V}, I_D=16\text{A}$ $T_J=125^\circ\text{C}$		4.6	5.5	$\text{m}\Omega$
		$V_{GS}=4.5\text{V}, I_D=16\text{A}$		5.6	6.8	
$g_{FS}$	Forward Transconductance	$V_{DS}=5\text{V}, I_D=16\text{A}$		100		S
$V_{SD}$	Diode Forward Voltage	$I_S=1\text{A}, V_{GS}=0\text{V}$		0.7	1	V
$I_S$	Maximum Body-Diode Continuous Current				4	A
<b>DYNAMIC PARAMETERS</b>						
$C_{iss}$	Input Capacitance	$V_{GS}=0\text{V}, V_{DS}=15\text{V}, f=1\text{MHz}$		2270		pF
$C_{oss}$	Output Capacitance			245		pF
$C_{rss}$	Reverse Transfer Capacitance			200		pF
$R_g$	Gate resistance	$f=1\text{MHz}$	1.2	2.6	4	$\Omega$
<b>SWITCHING PARAMETERS</b>						
$Q_g(10\text{V})$	Total Gate Charge	$V_{GS}=10\text{V}, V_{DS}=15\text{V}, I_D=16\text{A}$		40	60	nC
$Q_g(4.5\text{V})$	Total Gate Charge			18	30	nC
$Q_{gs}$	Gate Source Charge			6		nC
$Q_{gd}$	Gate Drain Charge			10		nC
$t_{D(\text{on})}$	Turn-On DelayTime	$V_{GS}=10\text{V}, V_{DS}=15\text{V}, R_L=0.94\Omega, R_{\text{GEN}}=3\Omega$		7.5		ns
$t_r$	Turn-On Rise Time			9		ns
$t_{D(\text{off})}$	Turn-Off DelayTime			38		ns
$t_f$	Turn-Off Fall Time			10		ns
$t_{rr}$	Body Diode Reverse Recovery Time	$I_F=16\text{A}, dI/dt=500\text{A}/\mu\text{s}$		10.5		ns
$Q_{rr}$	Body Diode Reverse Recovery Charge	$I_F=16\text{A}, dI/dt=500\text{A}/\mu\text{s}$		16		nC

A. The value of  $R_{QJA}$  is measured with the device mounted on 1in<sup>2</sup> FR-4 board with 2oz. Copper, in a still air environment with  $T_A=25^\circ\text{C}$ . The Power dissipation  $P_{DSM}$  is based on  $R_{QJA} \leq 10\text{s}$  and the maximum allowed junction temperature of  $150^\circ\text{C}$ . The value in any given application depends on the user's specific board design.

B. The power dissipation  $P_D$  is based on  $T_{J(\text{MAX})}=150^\circ\text{C}$ , using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.

C. Single pulse width limited by junction temperature  $T_{J(\text{MAX})}=150^\circ\text{C}$ .

D. The  $R_{QJA}$  is the sum of the thermal impedance from junction to case  $R_{QJC}$  and case to ambient.







E. The static characteristics in Figures 1 to 6 are obtained using  $<300\mu\text{s}$  pulses, duty cycle 0.5% max.






F. These curves are based on the junction-to-case thermal impedance which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of  $T_{J(\text{MAX})}=150^\circ\text{C}$ . The SOA curve provides a single pulse rating.




G. The maximum current rating is package limited.

H. These tests are performed with the device mounted on 1 in<sup>2</sup> FR-4 board with 2oz. Copper, in a still air environment with  $T_A=25^\circ\text{C}$ .

APPLICATIONS OR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. AOS DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. AOS RESERVES THE RIGHT TO IMPROVE PRODUCT DESIGN, FUNCTIONS AND RELIABILITY WITHOUT NOTICE.

**TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS**

**Figure 1: On-Region Characteristics (Note E)**

**Figure 2: Transfer Characteristics (Note E)**

**Figure 3: On-Resistance vs. Drain Current and Gate Voltage (Note E)**

**Figure 4: On-Resistance vs. Junction Temperature (Note E)**

**Figure 5: On-Resistance vs. Gate-Source Voltage (Note E)**

**Figure 6: Body-Diode Characteristics (Note E)**

**TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS**

**Figure 7: Gate-Charge Characteristics**

**Figure 8: Capacitance Characteristics**

**Figure 9: Maximum Forward Biased Safe Operating Area (Note F)**

**Figure 10: Single Pulse Power Rating Junction-to-Ambient (Note F)**

**Figure 11: Normalized Maximum Transient Thermal Impedance (Note F)**

**Gate Charge Test Circuit & Waveform**

**Resistive Switching Test Circuit & Waveforms**

**Unclamped Inductive Switching (UIS) Test Circuit & Waveforms**

**Diode Recovery Test Circuit & Waveforms**
