

## 40V, 3A Synchronous Step-Down COT Power Module

### Description

The **XR79203** is part of a family of 40V synchronous step-down power modules combining the controller, drivers, inductor, passive components and MOSFETs in a single package for point-of-load supplies. This module requires very few external components leading to ease of design and fast time to market. The XR79203 has a load current rating of 3A. A wide 5V to 40V input voltage range allows for single supply operation from industry standard 24V  $\pm$ 10%, 18V to 36V and rectified 18VAC and 24VAC rails.

With a proprietary emulated current mode Constant On-Time (COT) control scheme, the XR79203 provides extremely fast line and load transient response using ceramic output capacitors. It requires no loop compensation, simplifying circuit implementation and reducing overall component count. The control loop also provides 0.1% load and 0.2% line regulation and maintains constant operating frequency. A selectable power saving mode allows the user to operate in Discontinuous Current Mode (DCM) at light current loads, significantly increasing the converter efficiency.

A host of protection features, including overcurrent, over temperature, short-circuit and UVLO, helps achieve safe operation under abnormal operating conditions.

The XR79203 is available in a RoHS-compliant, green / halogen-free space-saving 8mm x 8mm x 4mm QFN package.

### FEATURES

- 3A step-down power module
  - 5V to 40V wide single input voltage
  - $\geq$ 0.6V adjustable output voltage
- Controller, drivers, inductor, passive components and MOSFETs integrated in one package
- Proprietary constant on-time control
  - No loop compensation required
  - Stable with ceramic output capacitors
  - Programmable 100ns-1 $\mu$ s on-time
  - Constant 400kHz to 800kHz frequency
  - Selectable CCM or DCM / CCM operation
- Precision enable and power-good flag
- Programmable soft-start
- 8mm x 8mm x 4mm QFN package

### APPLICATIONS

- Drones and remote vehicles
- Automotive displays
- FPGA / DSP / processor supplies
- Industrial control and automation
- Telecommunications and infrastructure equipment
- Distributed power architecture

### Typical Application




Figure 1. Typical Application

Ordering Information - [Back Page](#)




Figure 2. Efficiency, 24V<sub>IN</sub>

## Absolute Maximum Ratings

These are stress ratings only and functional operation of the device at these ratings or any other above those indicated in the operation sections of the specifications below is not implied. Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. Exposure to any absolute maximum rating condition for extended periods may affect device reliability and lifetime.

$P_{VIN}, V_{IN}$ .....	-0.3V to 43V
$V_{CC}$ .....	-0.3V to 6.0V
BST.....	-0.3V to 48V <sup>(1)</sup>
BST-SW.....	-0.3V to 6V
SW, ILIM.....	-1V to 43V <sup>(1)(2)</sup>
All other pins.....	-0.3V to $V_{CC} + 0.3V$
Storage temperature.....	-65°C to 150°C
Junction temperature.....	150°C
Power dissipation .....	Internally limited
Lead temperature (soldering, 10 seconds).....	300°C
ESD rating (HBM – human body model) .....	2kV
ESD rating (CDM – charged device model) .....	2kV

## Operating Conditions

$P_{VIN}, V_{IN}$ .....	5V to 40V
SW, ILIM .....	-1V to 40V <sup>(1)(2)</sup>
PGOOD, $V_{CC}$ , TON, SS, EN, FB.....	-0.3V to 5.5V
Switching frequency .....	400kHz to 800kHz <sup>(3)</sup>
Junction temperature range ( $T_J$ ).....	-40°C to 125°C
Package power dissipation max at 25°C.....	4.3W
Package thermal resistance $\theta_{JA}$ .....	23°C/W

### NOTES:

1. No external voltage applied.
2. The SW pin's DC range is -1V, transient is -5V for less than 50ns.
3. Recommended frequency for optimum performance.

## Electrical Characteristics

$T_J = 25^\circ\text{C}$ ,  $V_{IN} = 24\text{V}$ ,  $BST = V_{CC}$ ,  $SW = AGND = PGND = 0\text{V}$ ,  $C_{VCC} = 4.7\mu\text{F}$ , unless otherwise specified. Limits applying over the full operating temperature range are denoted by a •.

Symbol	Parameter	Conditions	•	Min	Typ	Max	Units
<b>Power Supply Characteristics</b>							
$V_{IN}$	Input voltage range	$V_{CC}$ regulating	•	5		40	V
$I_{VIN}$	$V_{IN}$ supply current	Not switching, $V_{IN} = 24\text{V}$ , $V_{FB} = 0.7\text{V}$	•		0.7	2	mA
		$f = 500\text{kHz}$ , $R_{ON} = 124\text{k}\Omega$ , $V_{FB} = 0.58\text{V}$			10		mA
$I_{OFF}$	Shutdown current	Enable = 0V, $P_{VIN} = V_{IN} = 24\text{V}$			1		$\mu\text{A}$
<b>Enable and Undervoltage Lock-Out (UVLO)</b>							
$V_{IH\_EN\_1}$	EN pin rising threshold		•	1.8	1.9	2.0	V
$V_{EN\_HYS\_1}$	EN pin hysteresis				70		mV
$V_{IH\_EN\_2}$	EN pin rising threshold for DCM / CCM		•	2.8	3.0	3.1	V
$V_{EN\_HYS\_2}$	EN pin hysteresis				110		mV
	$V_{CC}$ UVLO start threshold	Rising edge	•	4.00	4.25	4.40	V
	$V_{CC}$ UVLO hysteresis		•		195		mV

## Electrical Characteristics (Continued)

$T_J = 25^\circ\text{C}$ ,  $V_{IN} = 24\text{V}$ ,  $BST = V_{CC}$ ,  $SW = AGND = PGND = 0\text{V}$ ,  $C_{VCC} = 4.7\mu\text{F}$ , unless otherwise specified. Limits applying over the full operating temperature range are denoted by a •.


Symbol	Parameter	Conditions	•	Min	Typ	Max	Units
Reference Voltage							
$V_{REF}$	Reference voltage	$V_{IN} = 5\text{V to } 40\text{V}$ , $V_{CC}$ regulating		0.596	0.600	0.604	V
			•	0.594	0.600	0.606	V
	DC load regulation	CCM operation, closed loop, applies to any $C_{OUT}$			$\pm 0.1$		%
	DC line regulation				$\pm 0.2$		%
Programmable Constant On-Time							
$t_{ON(MIN)}$	Minimum programmable on-time	$R_{ON} = 14\text{k}\Omega$ , $V_{IN} = 40\text{V}$			120		ns
$t_{ON1}$	On-time 1	$R_{ON} = 14\text{k}\Omega$ , $V_{IN} = 24\text{V}$	•	180	200	220	ns
$t_{ON2}$	On-time 2	$R_{ON} = 35.7\text{k}\Omega$ , $V_{IN} = 24\text{V}$	•	420	470	520	ns
	On-time 2 frequency	$R_{ON} = 35.7\text{k}\Omega$ , $V_{IN} = 24\text{V}$ , $V_{OUT} = 5.0\text{V}$ , $I_{OUT} = 3\text{A}$		425	470	525	kHz
$T_{OFF(MIN)}$	Minimum off-time		•		250	350	ns
Diode Emulation Mode							
	Zero crossing threshold	DC value measured during test			-2		mV
Soft-Start							
	SS charge current		•	-14	-10	-6	$\mu\text{A}$
	SS discharge current	Fault present	•	1			mA
$V_{CC}$ Linear Regulator							
	$V_{CC}$ output voltage	$V_{IN} = 6\text{V to } 40\text{V}$ , $I_{LOAD} = 0$ to $30\text{mA}$	•	4.8	5.0	5.2	V
		$V_{IN} = 5\text{V}$ , $I_{LOAD} = 0$ to $20\text{mA}$	•	4.51	4.8		
Power Good Output							
	Power Good threshold			-10	-7	-5	%
	Power Good hysteresis				1.5	4	%
	Power Good sink current			1			mA

## Electrical Characteristics (Continued)

$T_J = 25^\circ\text{C}$ ,  $V_{IN} = 24\text{V}$ ,  $BST = V_{CC}$ ,  $SW = AGND = PGND = 0\text{V}$ ,  $C_{VCC} = 4.7\mu\text{F}$ , unless otherwise specified. Limits applying over the full operating temperature range are denoted by a •.

Symbol	Parameter	Conditions	•	Min	Typ	Max	Units
Protection: OCP, OTP, Short-Circuit							
	Hiccup timeout				110		ms
	$I_{LIM} / R_{DS}$			2.40	2.85	3.20	$\mu\text{A}/\text{m}\Omega$
	$I_{LIM}$ current temperature coefficient				0.4		$\%/^\circ\text{C}$
	$I_{LIM}$ comparator offset		•	-8	0	8	mV
	Current limit blanking	GL rising > 1V			100		ns
	Thermal shutdown threshold	Rising temperature			150		$^\circ\text{C}$
	Thermal hysteresis				15		$^\circ\text{C}$
	Feedback pin short-circuit threshold	Percent of $V_{REF}$ , short-circuit is active. After PGOOD is asserted	•	50	60	70	%
Output Power Stage							
$R_{DS(on)}$	High-side MOSFET	$I_{DS} = 2\text{A}$			41	59	$\text{m}\Omega$
	Low-side MOSFET				17	21.5	$\text{m}\Omega$
$I_{OUT}$	Maximum output current		•	3			A
L	Output inductance			3.7	4.7	5.6	$\mu\text{H}$
$C_{IN}$	Input capacitance				1		$\mu\text{F}$
$C_{BST}$	Bootstrap capacitance				0.1		$\mu\text{F}$

## Pin Configuration



## Pin Functions

Pin Number	Pin Name	Type	Description
1	SS	A	Soft-start pin. Connect an external capacitor between SS and AGND to program the soft-start rate based on the 10 $\mu$ A internal source current.
2	PGOOD	OD, O	Power-good output. This open-drain output is pulled low when V <sub>OUT</sub> is outside the regulation.
3	FB	A	Feedback input to feedback comparator. Connect with a set of resistors to V <sub>OUT</sub> and AGND in order to program V <sub>OUT</sub> .
4, 5, 53, 54, AGND Pad	AGND	A	Analog ground. Control circuitry of the IC is referenced to this pin. Connect to PGND.
6	VIN	PWR	IC supply input. Provides power to the internal LDO. Connect to the PVIN pins.
7	VCC	PWR	The output of LDO. Bypass with a 4.7 $\mu$ F capacitor to AGND.
8	PGND	PWR	Controller low-side driver ground. Connect with a short trace to the closest PGND pins or PGND pad.
13-19, 39-43, PGND Pad	PGND	PWR	Ground of the power stage. Should be connected to the system's power ground plane.
9-12, 20-23, SW Pad	SW	PWR	Switching node. It internally connects the source of the high-side FET, the drain of the low-side FET, the inductor and bootstrap capacitor. Use thermal vias and / or sufficient PCB land area in order to heatsink the low-side FET and the inductor.
24-38, VOUT Pad	VOUT	PWR	Output of the power stage. Place the output filter capacitors as close as possible to these pins.
45-49, PVIN Pad	PVIN	PWR	Power stage input voltage. Place the input filter capacitors as close as possible to these pins.
50, 51, BST Pad	BST	A	Controller high-side driver supply pin. It is internally connected to SW via a 0.1 $\mu$ F bootstrap capacitor. Leave these pins floating.
52	ILIM	A	Overcurrent protection programming. Connect with a short trace to the SW pins.
55	EN/MODE	I	Precision enable pin. Pulling this pin above 1.9V will turn the IC on and it will operate in forced CCM. If the voltage is raised above 3.0V, then the IC will operate in DCM or CCM, depending on load.
56	TON	A	Constant on-time programming pin. Connect with a resistor to AGND.

### NOTE:

A = Analog, I = Input, O = Output, OD = Open Drain, PWR = Power.

### Typical Performance Characteristics

$T_A = 25^\circ\text{C}$ ,  $V_{IN} = 24\text{V}$ ,  $V_{OUT} = 3.3\text{V}$ ,  $I_{OUT} = 3\text{A}$ ,  $f = 500\text{kHz}$ , unless otherwise specified. The schematic is shown in Figure 27.




Figure 3. Load Regulation




Figure 4. Line Regulation




Figure 5.  $t_{ON}$  vs.  $R_{ON}$




Figure 6.  $t_{ON}$  vs.  $V_{IN}$ ,  $R_{ON} = 14\text{k}\Omega$




Figure 7. Switching Frequency vs.  $I_{OUT}$




Figure 8. Switching Frequency vs.  $V_{IN}$

Typical Performance Characteristics (Continued)

$T_A = 25^\circ\text{C}$ ,  $V_{IN} = 24\text{V}$ ,  $V_{OUT} = 3.3\text{V}$ ,  $I_{OUT} = 3\text{A}$ ,  $f = 500\text{kHz}$ , unless otherwise specified. The schematic is shown in Figure 27.




Figure 9.  $I_{OCP}$  vs.  $R_{LIM}$




Figure 10.  $V_{REF}$  vs. Temperature




Figure 11.  $t_{ON}$  vs. Temperature,  $R_{ON} = 14\text{k}\Omega$




Figure 12. Inductance vs. Current




Figure 13. Inductor Current Ripple vs.  $V_{OUT}$

Typical Performance Characteristics (Continued)

$T_A = 25^\circ\text{C}$ ,  $V_{IN} = 24\text{V}$ ,  $V_{OUT} = 3.3\text{V}$ ,  $I_{OUT} = 3\text{A}$ ,  $f = 500\text{kHz}$ , unless otherwise specified. The schematic is shown in Figure 27.




Figure 14. Steady State CCM,  $I_{OUT} = 3\text{A}$




Figure 15. Steady State DCM,  $I_{OUT} = 0\text{A}$




Figure 16. Power Up,  $I_{OUT} = 3\text{A}$




Figure 17. Power Up,  $I_{OUT} = 0\text{A}$




Figure 18. Load Step, CCM,  $0\text{A}-1.5\text{A}-0\text{A}$




Figure 19. Load Step, DCM/CCM,  $0.05\text{A}-1.5\text{A}-0.05\text{A}$

Typical Performance Characteristics (Continued)

Efficiency and Package Thermal Derating

$T_A = 25^\circ\text{C}$ , no airflow,  $f = 500\text{kHz}$ , unless otherwise specified. The schematic is shown in Figure 27.




Figure 20. Efficiency,  $V_{IN} = 12\text{V}$




Figure 21. Maximum  $T_{\text{AMBIENT}}$  vs.  $I_{\text{OUT}}$ ,  $V_{IN} = 12\text{V}$




Figure 22. Efficiency,  $V_{IN} = 24\text{V}$




Figure 23. Maximum  $T_{\text{AMBIENT}}$  vs.  $I_{\text{OUT}}$ ,  $V_{IN} = 24\text{V}$

Functional Block Diagram




Figure 24. Functional Block Diagram

## Applications Information

### Functional Description

The XR79203 is a synchronous step-down, proprietary emulated current-mode Constant On-Time (COT) module. The on-time, which is programmed via  $R_{ON}$ , is inversely proportional to  $V_{IN}$  and maintains a nearly constant frequency. The emulated current-mode control is stable with ceramic output capacitors.

Each switching cycle begins with the GH signal turning on the high-side (switching) FET for a preprogrammed time. At the end of the on-time, the high-side FET is turned off and the low-side (synchronous) FET is turned on for a preset minimum time (250ns nominal). This parameter is termed Minimum Off-Time. After the Minimum Off-Time, the voltage at the feedback pin FB is compared to an internal voltage ramp at the feedback comparator. When  $V_{FB}$  drops below the ramp voltage, the high-side FET is turned on and the cycle repeats. This voltage ramp constitutes an emulated current ramp and makes possible the use of ceramic capacitors, in addition to other capacitor types, for output filtering.

### Enable / Mode Input (EN/MODE)


The EN/MODE pin accepts a tri-level signal that is used to control turn on and turn off. It also selects between two modes of operation: forced CCM and DCM / CCM. If EN /MODE is pulled below 1.8V, the module shuts down. A voltage between 2.0V and 2.8V selects the forced CCM mode, which will run the module in continuous conduction at all times. A voltage higher than 3.1V selects the DCM / CCM mode, which will run the module in discontinuous conduction at light loads.

### Selecting the Forced CCM Mode

In order to set the module to operate in forced CCM, a voltage between 2.0V and 2.8V must be applied to EN/MODE. This can be achieved with an external control signal that meets the above voltage requirement. Where an external control is not available, the EN/MODE can be derived from  $V_{IN}$ . If  $V_{IN}$  is well regulated, use a resistor divider and set the voltage to 2.5V. If  $V_{IN}$  varies over a wide range, the circuit shown in Figure 25 can be used to generate the required voltage. Note that at  $V_{IN}$  of 5.0V and 40V, the nominal Zener voltage is 4.0V and 5.0V respectively. Therefore for  $V_{IN}$  in the range of 5.0V to 40V, the circuit shown in Figure 25 will generate the  $V_{EN}$  required for forced CCM.


### Selecting the DCM / CCM Mode

In order to set the module operation to DCM / CCM, a voltage between 3.1V and 5.5V must be applied to the EN/MODE pin. If an external control signal is available, it can be directly connected to EN/MODE. In applications where an external control is not available, EN/MODE input can be derived from  $V_{IN}$ . If  $V_{IN}$  is well regulated, use a resistor divider and set the voltage to 4V. If  $V_{IN}$  varies over a wide range, the circuit shown in Figure 26 can be used to generate the required voltage for DCM / CCM operation.



Forced CCM, wide  $V_{IN}$  range

Figure 25. Selecting Forced CCM by Deriving EN/MODE from  $V_{IN}$



DCM/CCM, wide  $V_{IN}$  range

Figure 26. Selecting DCM / CCM by Deriving EN/MODE from  $V_{IN}$

## Applications Information (Continued)

### Programming the On-Time

The on-time  $t_{ON}$  is programmed via resistor  $R_{ON}$  according to following equation:

$$R_{ON} = \frac{V_{IN} \times [t_{ON} - (2.5 \times 10^{-8})]}{2.95 \times 10^{-10}}$$

A graph of  $t_{ON}$  vs.  $R_{ON}$ , using the above equation, is compared to typical test data in Figure 5. The graph shows that calculated data matches typical test data within 3%.

The  $t_{ON}$  corresponding to a particular set of operating conditions can be calculated based on empirical data from:

$$t_{ON} = \frac{V_{OUT}}{V_{IN} \times 1.06 \times f \times \text{Eff.}}$$

Where:

- $f$  is the desired switching frequency at nominal  $I_{OUT}$
- Eff. is the converter efficiency corresponding to nominal  $I_{OUT}$

Substituting for  $t_{ON}$  in the first equation we get:

$$R_{ON} = \frac{\left( \frac{V_{OUT}}{1.06 \times f \times \text{Eff.}} \right) - [(2.5 \times 10^{-8}) \times V_{IN}]}{(2.95 \times 10^{-10})}$$

Now  $R_{ON}$  can be calculated in terms of operating conditions  $V_{IN}$ ,  $V_{OUT}$ ,  $f$  and Eff. using the above equation. At  $V_{IN} = 24V$ ,  $f = 500kHz$ ,  $I_{OUT} = 3A$  and using the efficiency numbers from Figure 22, we get the following  $R_{ON}$ :

$V_{OUT}$ (V)	Eff. (%)	$f$ (kHz)	$R_{ON}$ (k $\Omega$ )
12.0	94	700	56.3
5.0	90	500	33.5
3.3	87	500	22.2
1.8	80	500	12.4

### Overcurrent Protection (OCP)

If the load current exceeds the programmed overcurrent threshold  $I_{OCP}$  for four consecutive switching cycles, the module enters the hiccup mode of operation. In hiccup mode, the MOSFET gates are turned off for 110ms (hiccup timeout). Following the hiccup timeout a soft-start is attempted. If OCP persists, hiccup timeout will repeat. The module will remain in hiccup mode until load current is reduced below the programmed  $I_{OCP}$ . In order to program overcurrent protection use the following equation:

$$R_{LIM} = \left[ \frac{(I_{OCP} + (0.5 \times \Delta I_L))}{\left( \frac{I_{LIM}}{R_{DS}} \right)} \right] + 0.16k\Omega$$

Where:

- $R_{LIM}$  is resistor value in k $\Omega$  for programming  $I_{OCP}$
- $I_{OCP}$  is the overcurrent value to be programmed
- $\Delta I_L$  is the peak-to-peak inductor current ripple
- $I_{LIM} / R_{DS} = 2.4\mu A/m\Omega$  is the minimum value of the parameter specified in the tabulated data
- 0.16k $\Omega$  accounts for OCP comparator offset

The above equation is for worst-case analysis and safeguards against premature OCP. The typical value of  $I_{OCP}$  for a given  $R_{LIM}$  will be higher than that predicted by the above equation. A graph of calculated  $I_{OCP}$  vs.  $R_{LIM}$  is compared to typical  $I_{OCP}$  in Figure 9.

### Short-Circuit Protection (SCP)

If the output voltage drops below 60% of its programmed value, the module will enter hiccup mode. Hiccup will persist until the short-circuit is removed. The SCP circuit becomes active after PGOOD asserts high.

### Over Temperature Protection (OTP)

OTP triggers at a nominal controller temperature of 150°C. The gates of the switching FET and synchronous FET are turned off. When controller temperature cools down to 135°C, soft-start is initiated and operation resumes.

## Applications Information (Continued)

### Programming the Output Voltage

Use an external voltage divider as shown in Figure 27 to program the output voltage  $V_{OUT}$ .

$$R_{FB1} = R_{FB2} \times \left( \frac{V_{OUT}}{0.6V} - 1 \right)$$

Where  $R_{FB2}$  has a nominal value of 2k $\Omega$ .

### Programming the Soft-Start

Place a capacitor  $C_{SS}$  between the SS and AGND pins to program the soft-start. In order to program a soft-start time of  $t_{SS}$ , calculate the required capacitance  $C_{SS}$  from the following equation:

$$C_{SS} = t_{SS} \times \frac{10\mu A}{0.6V}$$

### Feed-Forward Capacitor ( $C_{FF}$ )

The feed-forward capacitor  $C_{FF}$  is used to set the necessary phase margin when using ceramic output capacitors. Calculate  $C_{FF}$  from the following equation:

$$C_{FF} = \frac{1}{2 \times \pi \times R_{FB1} \times 5 \times f_{LC}}$$

Where  $f_{LC}$ , the output filter double-pole frequency is calculated from:

$$f_{LC} = \frac{1}{2 \times \pi \times \sqrt{L \times C_{OUT}}}$$

You must use the manufacturer's DC derating curves to determine the effective capacitance corresponding to  $V_{OUT}$ . A load step test and / or a loop frequency response test should be performed, and if necessary  $C_{FF}$  can be adjusted in order to get a critically damped transient load response.

In certain conditions, an alternate compensation scheme may need to be employed using ripple injection from the inductor. An application note is being developed to provide more information about this compensation scheme.

### Feed-Forward Resistor ( $R_{FF}$ )

$R_{FF}$ , in conjunction with  $C_{FF}$ , functions similar to a high frequency pole and adds gain margin to the frequency response. Calculate  $R_{FF}$  from:

$$R_{FF} = \frac{1}{2 \times \pi \times f \times C_{FF}}$$

Where  $f$  is the switching frequency.

If  $R_{FF} > 0.02 \times R_{FB1}$  then calculate  $R_{FF}$  value from  $R_{FF} = 0.02 \times R_{FB1}$ .

### Maximum Allowable Voltage Ripple at FB Pin

Note that the steady-state voltage ripple at feedback pin FB ( $V_{FB,RIPPLE}$ ) must not exceed 50mV in order for the module to function correctly. If  $V_{FB,RIPPLE}$  is larger than 50mV, then  $C_{OUT}$  should be increased as necessary in order to keep the  $V_{FB,RIPPLE}$  below 50mV.

Applications Information (Continued)







Figure 27. Typical Application Circuit

Mechanical Dimensions



PACKAGE	56L Bx8 SIP-QFN		
REF.	MIN.	NOM.	MAX.
A	3.90	4.00	4.10
b	0.20	0.25	0.30
L	0.50	0.60	0.70
k	0.25	0.35	0.45
D	8.00 BSC		
D1	1.15	1.25	1.35
D2	1.95	2.05	2.15
D3	3.95	4.05	4.15
D4	2.07	2.17	2.27
D5	1.40	1.50	1.60
D6	1.28	1.38	1.48
D7	1.95	2.05	2.15
D8	0.40	0.50	0.60
E	8.00 BSC		
E1	4.57	4.67	4.77
E2	0.83	0.93	1.03
E3	4.57	4.67	4.77
E4	1.05	1.15	1.25
E5	0.60	0.70	0.80
E6	1.98	2.08	2.18
E7	0.10	0.20	0.30
E8	0.83	0.93	1.03
e	0.50 BSC		
n	56		
nD	15		
nE	13		



TERMINAL AND PAD EDGE DETAILS

- ALL DIMENSIONS ARE IN MILLIMETERS.
- DIMENSIONS AND TOLERANCE PER JEDEC MO-220.


SYMBOL	COMMON DIMENSIONS			NOTE
	MIN.	NOM.	MAX.	
A1	0	0.02	0.05	
A3	0.20 REF.			
TOLERANCES OF FORM AND POSITION				
aaa	0.10			
bbb	0.10			
ccc	0.10			
ddd	0.05			
eee	0.08			

TERMINAL DETAILS


Drawing No.: POD-0000102

Revision: B

### Recommended Land Pattern and Stencil



TYPICAL RECOMMENDED LAND PATTERN



TYPICAL RECOMMENDED STENCIL

Drawing No. : POD-0000102

Revision: B

Ordering Information<sup>(1)</sup>

Part Number	Operating Temperature Range	Package	Packaging Method	Lead-Free
XR79203EL-F	$-40^{\circ}\text{C} \leq T_J \leq 125^{\circ}\text{C}$	8mm x 8mm x 4mm QFN package	Tray	Yes <sup>(2)</sup>
XR79203EVB	XR79203 evaluation board			

**NOTE:**

1. Refer to [www.maxlinear.com/XR79203](http://www.maxlinear.com/XR79203) for most up-to-date Ordering Information.
2. Visit [www.maxlinear.com](http://www.maxlinear.com) for additional information on Environmental Rating.

## Revision History

Revision	Date	Description
1B	March 2016	Initial Release
1C	June 2018	Update to MaxLinear logo. Update format and Ordering Information format. Added Revision History.
1D	November 2019	Correct block diagram by changing the input gate that connects to the Hiccup Mode block from an AND gate to an OR gate and spacing the inverting latch output from the Short-Circuit Detection op amp output connection. Update land pattern and stencil drawing.



**Corporate Headquarters:**  
 5966 La Place Court  
 Suite 100  
 Carlsbad, CA 92008  
 Tel.: +1 (760) 692-0711  
 Fax: +1 (760) 444-8598  
[www.maxlinear.com](http://www.maxlinear.com)

The content of this document is furnished for informational use only, is subject to change without notice, and should not be construed as a commitment by MaxLinear, Inc. MaxLinear, Inc. assumes no responsibility or liability for any errors or inaccuracies that may appear in the informational content contained in this guide. Complying with all applicable copyright laws is the responsibility of the user. Without limiting the rights under copyright, no part of this document may be reproduced into, stored in, or introduced into a retrieval system, or transmitted in any form or by any means (electronic, mechanical, photocopying, recording, or otherwise), or for any purpose, without the express written permission of MaxLinear, Inc.

MaxLinear, Inc. does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless MaxLinear, Inc. receives, in writing, assurances to its satisfaction that: (a) the risk of injury or damage has been minimized; (b) the user assumes all such risks; (c) potential liability of MaxLinear, Inc. is adequately protected under the circumstances.

MaxLinear, Inc. may have patents, patent applications, trademarks, copyrights, or other intellectual property rights covering subject matter in this document. Except as expressly provided in any written license agreement from MaxLinear, Inc., the furnishing of this document does not give you any license to these patents, trademarks, copyrights, or other intellectual property.

MaxLinear, the MaxLinear logo, and any MaxLinear trademarks, MxL, Full-Spectrum Capture, FSC, G.now, AirPHY and the MaxLinear logo are all on the products sold, are all trademarks of MaxLinear, Inc. or one of MaxLinear's subsidiaries in the U.S.A. and other countries. All rights reserved. Other company trademarks and product names appearing herein are the property of their respective owners.

© 2016 - 2019 MaxLinear, Inc. All rights reserved