

#### Click here to ask an associate for production status of specific part numbers.

#### MAX32662

#### **General Description**

In the DARWIN family, the MAX32662 is an ultra-lowpower, cost-effective, highly integrated 32-bit microcontroller designed for small battery-powered devices. It combines a flexible peripheral and feature mix with the powerful Arm<sup>®</sup> Cortex<sup>®</sup>-M4 processor with floating point unit (FPU) in a small form factor.

The MAX32662 enables complex edge-based designs without compromising battery life, and it also offers legacy designs an easy and cost optimal upgrade path from 8- or 16-bit microcontrollers.

Integrating 256KB of flash memory and 80KB of SRAM, the MAX32662 easily accommodates sensor code and complex algorithms.

Peripherals include SPI, UART, I<sup>2</sup>C, I<sup>2</sup>S, CAN 2.0B, and a 12-bit ADC.

A ROM-based secure bootloader uses 256-bit elliptic curve digital signature algorithm (ECDSA-256) encryption to ensure trusted and authenticated updates of customer software.

The device is available in a 5mm x 5mm, 32-pin TQFN-EP.

#### **Applications**

- Sports Watches
- Fitness Monitors
- Wearable Medical Patches
- Portable Medical Devices
- Industrial Sensors
- IoT

Arm and Cortex are registered trademarks of Arm Limited. CoreMark is a registered trademark of EMBCC. Arm Cortex-M4 Processor with FPU-Based Microcontroller (MCU) with 256KB Flash and 80KB SRAM

#### **Benefits and Features**

- High-Efficiency Microcontroller for Low-Power, High-Reliability Devices
  - 256KB Flash
  - 80KB SRAM, Optionally Preserved in Lowest Power BACKUP Mode
  - 16KB Unified Cache
  - Memory Protection Unit (MPU)
  - Dual- or Single-Supply Operation: 1.7V to 3.6V
  - Wide Operating Temperature: -40°C to +105°C
- Flexible Clock Sources
  - Internal High-Speed 100MHz
  - Internal Low-Power 7.3728MHz
  - Ultra-Low-Power 80kHz
  - 16MHz–32MHz (External Crystal Required)
  - 32.768kHz (External Crystal Required)
  - External Clock Inputs for CPU and Low-Power Timer
- Power Management Maximizes Uptime for Battery Applications
  - 50µA/MHz at 0.9V up to 12MHz (CoreMark<sup>®</sup>) in ACTIVE Mode
  - 44µA/MHz at 1.1V up to 100MHz (While(1)) in ACTIVE Mode
  - 2.15µA Full Memory Retention Current in BACKUP Mode at V<sub>DDIO</sub> = 1.8V
  - 2.4µA Full Memory Retention Current in BACKUP Mode at V<sub>DDIO</sub> = 3.3V
  - 350nA Ultra-Low-Power RTC
  - · Wakeup from Low-Power Timer
- Optimal Peripheral Mix Provides Platform Scalability
  - Up to 21 General-Purpose I/O Pins
  - 4-Channel, 12-Bit, 1Msps ADC
  - Two SPI Controller/Target
  - One I<sup>2</sup>S Controller/Target
  - Two 4-Wire UART
  - Two I<sup>2</sup>C Controller/Target
  - One CAN 2.0B Controller
  - 4-Channel Standard DMA Controller
  - Three 32-Bit Timers
  - One 32-Bit Low-Power Timer
  - One Watchdog Timer
  - CMOS-Level 32.768kHz Calibration Output
  - AES-128/192/256 Hardware Accelerator

Ordering Information appears at end of data sheet.



#### MAX32662

## Arm Cortex-M4 Processor with FPU-Based Microcontroller (MCU) with 256KB

256KB Flash and 80KB SRAM	
TABLE OF CONTENTS	
General Description	1
Applications	1
Benefits and Features	1
Absolute Maximum Ratings	7
Package Information	7
Electrical Characteristics	8
Electrical Characteristics – I <sup>2</sup> C	
Electrical Characteristics – I <sup>2</sup> S	41
Electrical Characteristics – SPI	42
Timing Diagrams	43
Pin Configuration – 20 WLP	46
Pin Descriptions – 20 WLP	46
Pin Configuration – 32 TQFN	49
Pin Descriptions – 32 TQFN	49
Detailed Description	53
Arm Cortex-M4 Processor with FPU Engine	53
Memory	53
Internal Flash Memory	53
Internal SRAM	53
Clocking Scheme	53
General-Purpose I/O and Special Function Pins	55
Standard DMA Controller	55
Power Management	55
Power Management Unit	55

Standar .....55 Power M .....55 Powe .....55 Analog Devices | 3 www.analog.com

Serial Peripheral Interface (SPI)	59
I <sup>2</sup> S Interface	60
Universal Asynchronous Receiver Transmitter (UART) Interface	60
Analog-to-Digital Converter (ADC)	61
Security	61
AES	61
True Random Number Generator (TRNG)	61
CRC Module	61
Root of Trust	62
Secure Communications Protocol Bootloader (SCPBL)	62
Secure Boot	62
Debug and Development Interface	62
Additional Documentation	62
Applications Information	62
Bootloader Activation	62
Bypass Capacitors	
Typical Fixed Current Consumption Temperature Variance	
Single-Supply ACTIVE Mode f <sub>SYS_OSC</sub> = IPO	
Single-Supply SLEEP Mode f <sub>SYS_OSC</sub> = IPO	
Single-Supply ACTIVE Mode f <sub>SYS_OSC</sub> = IBRO	
Single-Supply SLEEP Mode f <sub>SYS_OSC</sub> = IBRO	67
Single-Supply DEEPSLEEP Mode	68
Single-Supply BACKUP Mode	69
Single-Supply STORAGE Mode	69
Dual-Supply ACTIVE Mode f <sub>SYS_OSC</sub> = IPO	70
Dual-Supply SLEEP Mode fSYS_OSC = IPO	71
Dual-Supply ACTIVE Mode f <sub>SYS_OSC</sub> = IBRO	72
Dual-Supply SLEEP Mode f <sub>SYS</sub> OSC = IBRO	
 Dual-Supply DEEPSLEEP Mode	
Dual-Supply BACKUP Mode	
Dual-Supply STORAGE Mode	
Typical Application Circuits	
Ordering Information	

Arm Cortex-M4 Processor with FPU-Based Microcontroller (MCU) with 256KB Flash and 80KB SRAM

## LIST OF FIGURES

Figure 1. I <sup>2</sup> C Timing Diagram	43
Figure 2. I <sup>2</sup> S Controller Timing Diagram	
Figure 3. I <sup>2</sup> S Target Timing Diagram	
Figure 4. SPI Controller Mode Timing Diagram	44
Figure 5. SPI Target Mode Timing Diagram	45
Figure 6. Clocking Scheme Diagram	

#### LIST OF TABLES

Table 1.	BACKUP Mode SRAM Retention	56
Table 2.	Wake-Up Sources	57
Table 3.	Timer Configuration Options	
Table 4.	SPI Configuration Options	
Table 5.	UART Configuration Options	
Table 6.	Common CRC Polynomials	
Table 7.	Bootloader Activation Summary	
Table 8.	Single-Supply Operation Fixed V <sub>DDIO</sub> Current Consumption ACTIVE Mode fsys_osc = IPO	
Table 9.	Single-Supply Operation Fixed V <sub>DDIO</sub> Current Consumption SLEEP Mode f <sub>SYS_OSC</sub> = IPO	
Table 10.	Single-Supply Operation Fixed VDDIO Current Consumption ACTIVE Mode fSYS_OSC = IBRO	
Table 11.	Single-Supply Operation Fixed VDDIO Current Consumption SLEEP Mode fSYS OSC = IBRO	67
Table 12.	Single-Supply Operation Fixed VDDIO Current Consumption DEEPSLEEP Mode	68
Table 13.	Single-Supply Operation Fixed V <sub>DDIO</sub> Current Consumption BACKUP Mode	69
Table 14.	Single-Supply Operation Fixed VDDIO Current Consumption STORAGE Mode	69
Table 15.	Dual-Supply Operation Fixed V <sub>CORE</sub> Current Consumption ACTIVE Mode f <sub>SYS_OSC</sub> = IPO	
Table 16.	Dual-Supply Operation Fixed VDDIO Current Consumption ACTIVE Mode fSYS_OSC = IPO	
Table 17.	Dual-Supply Operation Fixed V <sub>CORE</sub> Current Consumption SLEEP Mode f <sub>SYS_OSC</sub> = IPO	
Table 18.	Dual-Supply Operation Fixed VDDIO Current Consumption SLEEP Mode fSYS_OSC = IPO	
Table 19.	Dual-Supply Operation Fixed VCORE Current Consumption ACTIVE Mode fSYS OSC = IBRO	72
Table 20.	Dual-Supply Operation Fixed V <sub>DDIO</sub> Current Consumption ACTIVE Mode f <sub>SYS_OSC</sub> = IBRO	72
Table 21.	Dual-Supply Operation Fixed V <sub>CORE</sub> Current Consumption SLEEP Mode f <sub>SYS</sub> _OSC = IBRO	
Table 22.	Dual-Supply Operation Fixed V <sub>DDIO</sub> Current Consumption SLEEP Mode f <sub>SYS_OSC</sub> = IBRO	73
Table 23.	Dual-Supply Operation Fixed V <sub>CORE</sub> Current Consumption DEEPSLEEP Mode	
Table 24.	Dual-Supply Operation Fixed VDDIO Current Consumption DEEPSLEEP Mode	
Table 25.	Dual-Supply Operation Fixed V <sub>CORE</sub> Current Consumption BACKUP Mode	
Table 26.	Dual-Supply Operation Fixed VDDIO Current Consumption BACKUP Mode	
Table 27.	Dual-Supply Operation Fixed V <sub>CORE</sub> Current Consumption STORAGE Mode	
Table 28.	Dual-Supply Operation Fixed VDDIO Current Consumption STORAGE Mode	77

#### **Absolute Maximum Ratings**

V <sub>CORE</sub> , HFXIN, HFXOUT0.2V to +1.21V
V <sub>DDIO</sub> , V <sub>DDA</sub> 0.3V to +3.63V
32KIN, 32KOUT, RSTN, GPIO ( <u>Note 1</u> ) -0.3V to $V_{DDIO}$ + 0.3V
Total Current into All GPIO Combined (sink) 100mA
V <sub>SS</sub> , V <sub>SSA</sub>
Output Current (sink) by Any GPIO Pin 25mA
Output Current (source) by Any GPIO Pin25mA

32 TQFN-EP Continuous Power Dissipation (Single Layer Board) (T <sub>A</sub> = +70°C, derate 21.28 mW/°C above +70°C.)
32 TQFN-EP Continuous Power Dissipation (Multilayer Board) (T <sub>A</sub> = +70°C, derate 27.8mW/°C above +70°C.)1527.8mW
20 WLP Continuous Power Dissipation (Multilayer Board) (T <sub>A</sub> = +70°C, derate 18.02 mW/°C above +70°C.)1441.7mW
Operating Temperature Range40°C to +105°C
Storage Temperature Range65°C to +125°C
Soldering Temperature (reflow)+260°C

Note 1: No device pin can exceed 3.63V. All voltages with respect to V<sub>SS</sub>, unless otherwise noted.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **Package Information**

#### 32 TQFN-EP

Package Code	T3255+6C			
Outline Number	<u>21-0140</u>			
Land Pattern Number	<u>90-0630</u>			
Thermal Resistance, Single-Layer Board				
Junction to Ambient $(\theta_{JA})$	47°C/W			
Junction to Case ( $\theta_{JC}$ )	_			
Thermal Resistance, Four-Layer Board				
Junction to Ambient $(\theta_{JA})$	36°C/W			
Junction to Case $(\theta_{JC})$	3°C/W			

#### 20 WLP

Package Code	W201P2+1	
Outline Number	<u>21-100648</u>	
Land Pattern Number	Refer to Application Note 1891	
Thermal Resistance, Single-Layer Board		
Junction to Ambient ( $\theta_{JA}$ )	_	
Junction to Case ( $\theta_{JC}$ )	_	
Thermal Resistance, Four-Layer Board		
Junction to Ambient ( $\theta_{JA}$ )	55.49°C/W	
Junction to Case ( $\theta_{JC}$ )	—	

#### **Electrical Characteristics**

PARAMETER	SYMBOL	COND	ITIONS	MIN	TYP	MAX	UNITS	
POWER / BOTH SINGLE	SUPPLY OPER	ATION AND DUAL-S	UPPLY OPERATION					
Supply Voltage	V <sub>DDIO</sub>	V <sub>DDIO</sub> must be conr	nected to V <sub>DDA</sub>	1.71	1.8	3.63	V	
			PWRSEQ_LPCTR L.ovr = 0b00	0.855	0.9	0.945		
		Dual-supply operation	PWRSEQ_LPCTR L.ovr = 0b01	0.95	1.0	1.05	v	
Supply Voltage, Core	V <sub>CORE</sub>		Default PWRSEQ_LPCTR L.ovr = 0b10	1.045	1.1	1.155		
		No power supply con supply operation	nnection for single-		_			
Supply Voltage, Analog	V <sub>DDA</sub>	V <sub>DDA</sub> must be conn	ected to V <sub>DDIO</sub>	1.71	1.8	3.63	V	
Power-Fail Reset		Monitors V <sub>DDIO</sub>		1.58		1.71		
Voltage	V <sub>RST</sub>	Monitors V <sub>CORE</sub> dui operation	ing dual-supply	0.74		0.845	V	
Power-On Reset		Monitors V <sub>DDIO</sub>			1.4			
Voltage	V <sub>POR</sub>	Monitors V <sub>CORE</sub> during dual-supply operation			0.6		V	
POWER / SINGLE-SUPP	LY OPERATION	(V <sub>DDIO</sub> ONLY); f <sub>SYS</sub>	OSC = IPO					
V <sub>DDIO</sub> Current, ACTIVE Mode			Dynamic, IPO enabled, total current into V <sub>DDIO</sub>	PWRSEQ_LPCTR L.ovr = 0b10, internal regulator set to 1.1V, fsys_CLK(MAX) = 100MHz PWRSEQ_LPCTR		54		-
		pin, $V_{DDIO} = 3.3V$ , CPU in ACTIVE mode executing CoreMark; inputs tied to $V_{SS}$ or $V_{DDIO}$ ; outputs source/sink 0mA	L.ovr = 0b01, internal regulator set to 1.0V, fsys_CLK(MAX) = 50MHz		52			
	IDDIO_DACTS		PWRSEQ_LPCTR L.ovr = 0b00, internal regulator set to 0.9V, fSYS_CLK(MAX) = 12MHz		50		µA/MH	
		Dynamic, IPO enabled, total current into V <sub>DDIO</sub> pin, V <sub>DDIO</sub> = 1.8V, CPU in ACTIVE	PWRSEQ_LPCTR L.ovr = 0b10, internal regulator set to 1.1V, fsys_CLK(MAX) = 100MHz		53			
	mode executing	mode executing CoreMark; inputs	PWRSEQ_LPCTR L.ovr = 0b01, internal regulator set to 1.0V,		51			

PARAMETER	SYMBOL		ITIONS	MIN	TYP	MAX	UNITS
		V <sub>DDIO</sub> ; outputs source/sink 0mA	fSYS_CLK(MAX) = 50MHz PWRSEQ_LPCTR L.ovr = 0b00, internal regulator set to 0.9V, fSYS_CLK(MAX) = 12MHz		49		
		Dynamic, IPO enabled, total current into V <sub>DDIO</sub> pin, V <sub>DDIO</sub> = 3.3V, CPU in ACTIVE	PWRSEQ_LPCTR L.ovr = 0b10, internal regulator set to 1.1V, fSYS_CLK(MAX) = 100MHz		44		
		mode executing While(1); inputs tied to V <sub>SS</sub> or V <sub>DDIO</sub> ; outputs source/sink 0mA	PWRSEQ_LPCTR L.ovr = 0b01, internal regulator set to 1.0V, fSYS_CLK(MAX) = 50MHz		42		
		Dynamic, IPO enabled, total current into $V_{DDIO}$ pin, $V_{DDIO}$ = 3.3V, CPU in ACTIVE mode executing While(1); inputs tied to $V_{SS}$ or $V_{DDIO}$ ; outputs source/sink 0mA	PWRSEQ_LPCTR L.ovr = 0b00, internal regulator set to 0.9V, fSYS_CLK(MAX) = 12MHz		40		
	I <sub>DD_DACTS</sub>	Dynamic, IPO enabled, total current into V <sub>DDIO</sub> pin, V <sub>DDIO</sub> = 1.8V, CPU in ACTIVE	PWRSEQ_LPCTR L.ovr = 0b10, internal regulator set to 1.1V, fSYS_CLK(MAX) = 100MHz PWRSEQ_LPCTR L.ovr = 0b01, internal regulator set to 1.0V,		43 41		
		mode executing While(1); inputs tied to V <sub>SS</sub> or V <sub>DDIO</sub> ; outputs source/sink 0mA	set to 1.0V, fSYS_CLK(MAX) = 50MHz PWRSEQ_LPCTR L.ovr = 0b00, internal regulator set to 0.9V, fSYS_CLK(MAX) = 12MHz		39		
	IDD_FACTS	Fixed, IPO enabled, total current into V <sub>DDIO</sub>	PWRSEQ_LPCTR L.ovr = 0b10, internal regulator set to 1.1V. See		685		μA

(Limits are 100% tested at $T_A$ = +25°C and $T_A$ = +105°C. Limits over the operating tempe	erature range and relevant supply voltage
range are guaranteed by design and characterization. Specifications marked GBD are guarar	nteed by design and not production tested.
Specifications to the minimum operating temperature are guaranteed by design and are not	production tested.)

PARAMETER	SYMBOL		ITIONS	MIN	ТҮР	MAX	UNITS
		and V <sub>DDA</sub> pins, V <sub>DDIO</sub> = 3.3V, CPU in ACTIVE mode 0MHz execution, inputs tied to V <sub>SS</sub> or V <sub>DDIO</sub> , outputs source/sink 0mA	Table 8fortemperaturevariance.PWRSEQ_LPCTRL.ovr = 0b01,internal regulatorset to 1.0V. SeeTable 8fortemperaturevariance.PWRSEQ_LPCTRL.ovr = 0b00,internal regulatorset to 0.9V. SeeTable 8fortemperaturevariance.		585		-
		Fixed, IPO enabled, total	PWRSEQ_LPCTR L.ovr = 0b10, internal regulator set to 1.1V. See <u>Table 8</u> for temperature variance. PWRSEQ_LPCTR		665		
		current into V <sub>DDIO</sub> and V <sub>DDA</sub> pins, V <sub>DDIO</sub> = 1.8V, CPU in ACTIVE mode 0MHz execution, inputs tied to V <sub>SS</sub>	L.ovr = 0b01, internal regulator set to 1.0V. See <u>Table 8</u> for temperature variance.		565		
		or V <sub>DDIO,</sub> outputs source/sink 0mA	PWRSEQ_LPCTR L.ovr = 0b00, internal regulator set to 0.9V. See <u>Table 8</u> for temperature variance.		490		
V <sub>DD</sub> Current, SLEEP Mode	I <sub>DD_DSLPS</sub>	Dynamic, IPO enabled, total current into $V_{DDIO}$ pin, $V_{DDIO} = 3.3V$ , CPU in SLEEP mode, standard DMA with 2 channels active, inputs tied to $V_{SS}$ or $V_{DDIO}$ , outputs source/sink 0mA	PWRSEQ_LPCTR L.ovr = 0b10, internal regulator set to 1.1V, f <sub>SYS_CLK(MAX)</sub> = 100MHz		27		µA/MHz
V <sub>DDIO</sub> Current, SLEEP Mode	IDDIO_DSLPS	Dynamic, IPO enabled, total	PWRSEQ_LPCTR L.ovr = 0b01, internal regulator		26		µA/MHz

(Limits are 100% tested at $T_A = +25^{\circ}C$ and $T_A = +105^{\circ}C$ . Limits over the operating temperature range and relevant supply voltage
range are guaranteed by design and characterization. Specifications marked GBD are guaranteed by design and not production tested.
Specifications to the minimum operating temperature are guaranteed by design and are not production tested.)

PARAMETER	SYMBOL		ITIONS	MIN	TYP	MAX	UNITS
		current into $V_{DDIO}$ pin, $V_{DDIO}$ = 3.3V, CPU in SLEEP	set to 1.0V, fSYS_CLK(MAX) = 50MHz				
		mode, standard DMA with 2 channels active, inputs tied to V <sub>SS</sub> or V <sub>DDIO</sub> , outputs source/sink 0mA	PWRSEQ_LPCTR L.ovr = 0b00, internal regulator set to 0.9V, fSYS_CLK(MAX) = 12MHz		26		
		Dynamic, IPO enabled, total	PWRSEQ_LPCTR L.ovr = 0b10, internal regulator set to 1.1V, <sup>f</sup> SYS_CLK(MAX) = 100MHz		27		
		current into V <sub>DDIO</sub> pin, V <sub>DDIO</sub> = 1.8V, CPU in SLEEP mode, standard DMA with 2 channels active,	PWRSEQ_LPCTR L.ovr = 0b01, internal regulator set to 1.0V, fSYS_CLK(MAX) = 50MHz	<u> </u>	26		
		inputs tied to V <sub>SS</sub> or V <sub>DDIO</sub> , outputs source/sink 0mA	PWRSEQ_LPCTR L.ovr = 0b00, internal regulator set to 0.9V, fSYS_CLK(MAX) = 12MHz		26		
		Dynamic, IPO enabled, total	PWRSEQ_LPCTR L.ovr = 0b10, internal regulator set to 1.1V, fSYS_CLK(MAX) = 100MHz		12		
		current into $V_{DDIO}$ pin, $V_{DDIO}$ = 3.3V, CPU in SLEEP mode, DMA disabled, inputs tied to $V_{SS}$ or	PWRSEQ_LPCTR L.ovr = 0b01, internal regulator set to 1.0V, fSYS_CLK(MAX) = 50MHz		11		
		V <sub>DDIO</sub> , outputs source/sink 0mA	PWRSEQ_LPCTR L.ovr = 0b00, internal regulator set to 0.9V, fSYS_CLK(MAX) = 12MHz		11		
		Dynamic, IPO enabled, total current into $V_{DDIO}$ pin, $V_{DDIO}$ = 1.8V, CPU in SLEEP mode, DMA disabled, inputs	PWRSEQ_LPCTR L.ovr = 0b10, internal regulator set to 1.1V, fSYS_CLK(MAX) = 100MHz		12		

## Arm Cortex-M4 Processor with FPU-Based Microcontroller (MCU) with 256KB Flash and 80KB SRAM

PARAMETER	SYMBOL	-	ITIONS	MIN	TYP	MAX	UNIT
		tied to V <sub>SS</sub> or V <sub>DDIO</sub> , outputs source/sink 0mA					
		Dynamic, IPO enabled, total current into $V_{DDIO}$ pin, $V_{DDIO}$ = 1.8V, CPU in SLEEP mode, inputs tied to $V_{SS}$ or $V_{DDIO}$ , outputs source/sink 0mA	PWRSEQ_LPCTR L.ovr = 0b01, internal regulator set to 1.0V, f <sub>SYS_CLK(MAX)</sub> = 50MHz		11		
		Dynamic, IPO enabled, total current into $V_{DDIO}$ pin, $V_{DDIO} = 1.8V$ , CPU in SLEEP mode, DMA disabled, inputs tied to $V_{SS}$ or $V_{DDIO}$ , outputs source/sink 0mA	PWRSEQ_LPCTR L.ovr = 0b00, internal regulator set to 0.9V, fSYS_CLK(MAX) = 12MHz		11		
	IDDIO_FSLPS	Fixed, IPO	PWRSEQ_LPCTR L.ovr = 0b10, internal regulator set to 1.1V. See <u>Table 9</u> for temperature variance.		685		
		enabled, total current into $V_{DDIO}$ and $V_{DDA}$ pins, $V_{DDIO}$ = 3.3V, CPU in SLEEP mode, inputs tied to $V_{SS}$ or $V_{DDIO}$ , outputs	PWRSEQ_LPCTR L.ovr = 0b01, internal regulator set to 1.0V. See <u>Table 9</u> for temperature variance.		585		
		source/sink 0mA	PWRSEQ_LPCTR L.ovr = 0b00, internal regulator set to 0.9V. See <u>Table 9</u> for temperature variance.		510		μA
		Fixed, IPO enabled, total current into $V_{DDIO}$ and $V_{DDA}$ pins, $V_{DDIO}$ = 1.8V, CPU in SLEEP mode, inputs tied to $V_{SS}$	PWRSEQ_LPCTR L.ovr = 0b10, internal regulator set to 1.1V. See <u>Table 9</u> for temperature variance.		665		
		or V <sub>DDIO</sub> , outputs source/sink 0mA	PWRSEQ_LPCTR L.ovr = 0b01,		565		

PARAMETER SYMBOL		CONDITIONS		MIN	TYP	MAX	UNITS
			internal regulator set to 1.0V. See <u>Table 9</u> for temperature variance.				
		Fixed, IPO enabled, total current into $V_{DDIO}$ pin, $V_{DDIO} = 1.8V$ , CPU in SLEEP mode, inputs tied to $V_{SS}$ or $V_{DDIO}$ , outputs source/sink 0mA	PWRSEQ_LPCTR L.ovr = 0b00, internal regulator set to 0.9V. See <u>Table 9</u> for temperature variance.		490		
SLEEP Mode Resume Time	<sup>t</sup> SLP_ONS	f <sub>SYS_OSC</sub> = IPO, tim exit to execution of a			1.5		μs
		f <sub>SYS_OSC</sub> = IPO,	fastwk_en = 1		75		
DEEPSLEEP Mode Resume Time	<sup>t</sup> DSL_ONS	time from power mode exit to execution of application code	fastwk_en = 0		210		μs
	tBKU_ONS	f <sub>SYS_OSC</sub> = IPO,	fastwk_en = 1		910		
BACKUP Mode Resume Time		time from power mode exit to execution of application code	fastwk_en = 0		1020		ms
		$f_{SYS_OSC} = IPO,$	fastwk en = 1		920		
STORAGE Mode Resume Time	<sup>t</sup> STO_ONS	time from power mode exit to execution of application code	fastwk_en = 0		1030		ms
POWER / SINGLE-SUPP	LY OPERATION	(V <sub>DDIO</sub> ONLY); f <sub>SYS</sub>	_ <sub>OSC</sub> = IBRO				
	Dynamic, IBRO enabled, total current into V <sub>DDIO</sub> pin, V <sub>DDIO</sub> = 3.3V,	Dynamic, IBRO	PWRSEQ_LPCTR L.ovr = 0b10, internal regulator set to 1.1V, fSYS_CLK(MAX) = 7.3728MHz		55		
		pin, V <sub>DDIO</sub> = 3.3V, CPU in ACTIVE mode, executing CoreMark, inputs	PWRSEQ_LPCTR L.ovr = 0b01, internal regulator set to 1.0V, fSYS_CLK(MAX) = 7.3728MHz		52		µA/MHz
		PWRSEQ_LPCTR L.ovr = 0b00, internal regulator set to 0.9V, <sup>f</sup> SYS_CLK(MAX) = 7.3728MHz		49			

(Limits are 100% tested at $T_A = +25^{\circ}C$ and $T_A = +105^{\circ}C$ . Limits over the operating temperature range and relevant supply voltage
range are guaranteed by design and characterization. Specifications marked GBD are guaranteed by design and not production tested.
Specifications to the minimum operating temperature are guaranteed by design and are not production tested.)

PARAMETER	SYMBOL	COND	ITIONS	MIN	TYP	MAX	UNITS
		Dynamic, IBRO enabled, total	PWRSEQ_LPCTR L.ovr = 0b10, internal regulator set to 1.1V, fsys_CLK(MAX) = 7.3728MHz		54		
		current into V <sub>DDIO</sub> pin, V <sub>DDIO</sub> = 1.8V, CPU in ACTIVE mode, executing CoreMark, inputs tied to V <sub>SS</sub> or	PWRSEQ_LPCTR L.ovr = 0b01, internal regulator set to 1.0V, fsys_CLK(MAX) = 7.3728MHz		51		
		V <sub>DDIO</sub> , outputs source/sink 0mA	PWRSEQ_LPCTR L.ovr = 0b00, internal regulator set to 0.9V, fsys_CLK(MAX) = 7.3728MHz		48		
		Dynamic, IBRO enabled, total	PWRSEQ_LPCTR L.ovr = 0b10, internal regulator set to 1.1V, fsys_CLK(MAX) = 7.3728MHz		44		
		current into $V_{DDIO}$ pin, $V_{DDIO}$ = 3.3V, CPU in ACTIVE mode, executing While(1), inputs tied to $V_{SS}$ or	PWRSEQ_LPCTR L.ovr = 0b01, internal regulator set to 1.0V, fSYS_CLK(MAX) = 7.3728MHz		41		
		V <sub>DDIO</sub> , outputs source/sink 0mA	PWRSEQ_LPCTR L.ovr = 0b00, internal regulator set to 0.9V, fsys_CLK(MAX) = 7.3728MHz		39		
		Dynamic, IBRO enabled, total current into V <sub>DDIO</sub>	PWRSEQ_LPCTR L.ovr = 0b10, internal regulator set to 1.1V, fsys_CLK(MAX) = 7.3728MHz		43		
		pin, $V_{DDIO} = 1.8V$ , CPU in ACTIVE mode, executing While(1), inputs tied to $V_{SS}$ or $V_{DDIO}$ , outputs	PWRSEQ_LPCTR L.ovr = 0b01, internal regulator set to 1.0V, fsys_CLK(MAX) = 7.3728MHz		41		
		source/sink 0mA	PWRSEQ_LPCTR L.ovr = 0b00, internal regulator set to 0.9V,		38		

(Limits are 100% tested at $T_A = +25^{\circ}C$ and $T_A = +105^{\circ}C$ . Limits over the operating temperature range and relevant supply voltage
range are guaranteed by design and characterization. Specifications marked GBD are guaranteed by design and not production tested.
Specifications to the minimum operating temperature are guaranteed by design and are not production tested.)

PARAMETER	SYMBOL	· · · · · · · · · · · · · · · · · · ·	ITIONS	MIN	ТҮР	MAX	UNITS	
			fsys_clk(MAX) = 7.3728MHz					
		Fixed, IBRO	PWRSEQ_LPCTR L.ovr = 0b10, internal regulator set to 1.1V. See <u>Table 10</u> for temperature variance.		280			
	, , , ,	current into $V_{DDIO}$ and $V_{DDA}$ pins, $V_{DDIO} = 3.3V$ , CPU in ACTIVE mode 0MHz execution, inputs tied to $V_{SS}$	PWRSEQ_LPCTR L.ovr = 0b01, internal regulator set to 1.0V. See <u>Table 10</u> for temperature variance.		255			
		or V <sub>DDIO</sub> , outputs source/sink 0mA	PWRSEQ_LPCTR L.ovr = 0b00, internal regulator set to 0.9V. See <u>Table 10</u> for temperature variance.		235			
	IDDIO_FACTS	Fixed, IBRO	PWRSEQ_LPCTR L.ovr = 0b10, internal regulator set to 1.1V. See <u>Table 10</u> for temperature variance.		255		- μΑ	
		current int and V <sub>DDA</sub> V <sub>DDIO</sub> = 1 in ACTIVE 0MHz exe inputs tied	enabled, total current into $V_{DDIO}$ and $V_{DDA}$ pins, $V_{DDIO} = 1.8V$ , CPU in ACTIVE mode 0MHz execution, inputs tied to $V_{SS}$	PWRSEQ_LPCTR L.ovr = 0b01, internal regulator set to 1.0V. See <u>Table 10</u> for temperature variance.		230		
		or V <sub>DDIO</sub> , outputs source/sink 0mA	PWRSEQ_LPCTR L.ovr = 0b00, internal regulator set to 0.9V. See <u>Table 10</u> for temperature variance.		210			
V <sub>DDIO</sub> Current, SLEEP Mode	IDDIO_DSLPS	Dynamic, IBRO enabled, total current into V <sub>DDIO</sub> pin, V <sub>DDIO</sub> = 3.3V, CPU in SLEEP mode, standard	PWRSEQ_LPCTR L.ovr = 0b10, internal regulator set to 1.1V, fSYS_CLK(MAX) = 7.3728MHz		26		µA/MHz	
		DMA with 2	PWRSEQ_LPCTR L.ovr = 0b01,		25			

(Limits are 100% tested at $T_A$ = +25°C and $T_A$ = +105°C. Limits over t	the operating temperature range and relevant supply voltage								
range are guaranteed by design and characterization. Specifications marked GBD are guaranteed by design and not production tested.									
Specifications to the minimum operating temperature are guaranteed by	design and are not production tested.)								

PARAMETER	SYMBOL		DITIONS	MIN	TYP	MAX	UNIT
		channels active, inputs tied to $V_{\mbox{\scriptsize SS}}$	internal regulator set to 1.0V,				
		or V <sub>DDIO</sub> , outputs	fsys_clk(max) =				
		source/sink 0mA	7.3728MHz				
			PWRSEQ_LPCTR				
			L.ovr = 0b00,				
			internal regulator		24		
			set to 0.9V,				
			fsys_clk(MAX) =				
			7.3728MHz				-
			PWRSEQ_LPCTR				
			L.ovr = 0b10,				
			internal regulator		26		
		Dynamic, IBRO	set to 1.1V, fsys_CLK(MAX) =				
		enabled, total	7.3728MHz				
		current into V <sub>DDIO</sub>	PWRSEQ LPCTR				1
		pin, V <sub>DDIO</sub> = 1.8V,	L.ovr = 0b01,				
		CPU in SLEEP	internal regulator				
		mode, standard	set to 1.0V,		25		
		DMA with 2	fsys_clk(MAX) =				
		channels active,	7.3728MHz				
		inputs tied to V <sub>SS</sub>	PWRSEQ LPCTR				1
		or V <sub>DDIO</sub> , outputs	L.ovr = 0b00,				
		source/sink 0mA	internal regulator				
			set to 0.9V,		23		
			fsys_clk(max) =				
			7.3728MHz				
			PWRSEQ LPCTR				
			L.ovr = 0b10,				
			internal regulator		4.4		
			set to 1.1V,		11		
		Dynamic, IBRO	f <sub>SYS_CLK(MAX)</sub> =				
		enabled, total	7.3728MHz				
		current into V <sub>DDIO</sub>	PWRSEQ_LPCTR				
		pin, V <sub>DDIO</sub> = 3.3V,	L.ovr = 0b01,				
		CPU in SLEEP	internal regulator		10		
		mode, DMA	set to 1.0V,				
		disabled, inputs	fsys_clk(max) =				
		tied to V <sub>SS</sub> or	7.3728MHz				4
		V <sub>DDIO</sub> , outputs	PWRSEQ_LPCTR				
		source/sink 0mA	L.ovr = 0b00,				
			internal regulator		9		
			set to 0.9V,				
			fsys_clk(MAX) =				
			7.3728MHz				-
		Dynamic, IBRO	PWRSEQ_LPCTR				
		enabled, total	L.ovr = 0b10,		11		
		current into V <sub>DDIO</sub>	internal regulator				
		pin, V <sub>DDIO</sub> = 1.8V,	set to 1.1V,				
		CPU in SLEEP	fsys_clk(max) = 7.3728MHz				

PARAMETER	SYMBOL		ITIONS	MIN	TYP	MAX	UNITS
		mode, DMA disabled, inputs tied to V <sub>SS</sub> or V <sub>DDIO</sub> , outputs source/sink 0mA	PWRSEQ_LPCTR L.ovr = 0b01, internal regulator set to 1.0V, fSYS_CLK(MAX) = 7.3728MHz DWRSEQ_LPCTR		10		
			PWRSEQ_LPCTR L.ovr = 0b00, internal regulator set to 0.9V, fSYS_CLK(MAX) = 7.3728MHz		9		
		Fixed, IBRO	PWRSEQ_LPCTR L.ovr = 0b10, internal regulator set to 1.1V. See <u>Table 11</u> for temperature variance.		280		
		enabled, total current into V <sub>DDIO</sub> and V <sub>DDA</sub> pins, V <sub>DDIO</sub> = 3.3V, CPU in SLEEP mode, inputs tied to V <sub>SS</sub> or V <sub>DDIO</sub> , outputs source/sink 0mA	PWRSEQ_LPCTR L.ovr = 0b01, internal regulator set to 1.0V. See <u>Table 11</u> for temperature variance.		255		
	IDDIO_FSLPS		PWRSEQ_LPCTR L.ovr = 0b00, internal regulator set to 0.9V. See <u>Table 11</u> for temperature variance.		235		μΑ
		Fixed, IBRO enabled, total	PWRSEQ_LPCTR L.ovr = 0b10, internal regulator set to 1.1V. See <u>Table 11</u> for temperature variance.		255		
		current into $V_{DDIO}$ and $V_{DDA}$ pins, $V_{DDIO}$ = 1.8V, CPU in SLEEP mode, inputs tied to $V_{SS}$ or $V_{DDIO}$ , outputs	PWRSEQ_LPCTR L.ovr = 0b01, internal regulator set to 1.0V. See <u>Table 11</u> for temperature variance.		230		
		source/sink 0mA	PWRSEQ_LPCTR L.ovr = 0b00, internal regulator set to 0.9V. See <i>Table 11</i> for		210		

PARAMETER	SYMBOL	COND	ITIONS	MIN TYP	MAX	UNITS
			temperature variance.			
SLEEP Mode Resume Time	<sup>t</sup> SLP_ONS	f <sub>SYS_OSC</sub> = IBRO, ti exit to execution of a	me from power mode	20.5		μs
		f <sub>SYS_OSC</sub> = IBRO,	fastwk_en = 1	205		
DEEPSLEEP Mode Resume Time	<sup>t</sup> DSL_ONS	time from power mode exit to execution of application code	 fastwk_en = 0	350		μs
		f <sub>SYS_OSC</sub> = IBRO,	fastwk_en = 1	11.55		
BACKUP Mode Resume Time	<sup>t</sup> BKU_ONS	time from power mode exit to execution of application code	 fastwk_en = 0	11.67		ms
		f <sub>SYS_OSC</sub> = IBRO,	fastwk en = 1	11.72		
STORAGE Mode Resume Time	<sup>t</sup> sto_ons	time from power mode exit to execution of application code	fastwk_en = 0	11.74		ms
POWER / SINGLE-SUPP	LY OPERATION					
V <sub>DDIO</sub> Fixed Current, DEEPSLEEP Mode	IDDIO_FDSLS	Standby state with full data retention and 80KB SRAM retained	V <sub>DDIO</sub> = 3.3V, PWRSEQ_LPCTR L.bg_dis = 0. See <u>Table 12</u> for temperature variance. V <sub>DDIO</sub> = 1.8V, PWRSEQ_LPCTR L.bg_dis = 0. See <u>Table 12</u> for temperature variance.	3.6		- μΑ
V <sub>DDIO</sub> Fixed Current, BACKUP Mode			0KB SRAM retained, retention regulator disabled. See <u>Table 13</u> for temperature variance.	0.45		
	IDDIO_FBKUS	V <sub>DDIO</sub> = 3.3V, RTC disabled	20KB SRAM retained. See <u>Table</u> <u>13</u> for temperature variance.	1.25		μΑ
			40KB SRAM retained. See <u>Table</u> <u>13</u> for temperature variance.	1.6		
			60KB SRAM retained. See <u>Table</u> <u>13</u> for temperature variance.	2		

Specifications to the minim PARAMETER	SYMBOL		ITIONS	MIN TYP	MAX	UNITS			
			80KB SRAM retained. See <u>Table</u> <u>13</u> for temperature variance.	2.4					
			0KB SRAM retained, retention regulator disabled. See <u>Table 13</u> for temperature variance.	0.25					
			20KB SRAM retained. See <u>Table</u> <u>13</u> for temperature variance.	1					
		V <sub>DDIO</sub> = 1.8V, RTC disabled	40KB SRAM retained. See <u>Table</u> <u>13</u> for temperature variance.	1.4					
			60KB SRAM retained. See <u>Table</u> <u>13</u> for temperature variance.	1.8					
		80KB SRAM retained. See <u>Table</u> <u>13</u> for temperature variance.	2.15						
V Eived Ourrent		V <sub>DDIO</sub> = 3.3V. See <u>7</u>		0.23					
V <sub>DDIO</sub> Fixed Current, STORAGE Mode	I <sub>DDIO_FSTOS</sub>	temperature variance V <sub>DDIO</sub> = 1.8V. See <u>7</u> temperature variance	<u>able 14</u> for	0.06		μA			
POWER / DUAL-SUPPLY	Y OPERATION (\	/ <sub>DDIO</sub> AND V <sub>CORE</sub> ); f	SYS_OSC = IPO						
		Dynamic, IPO enabled, total current into V <sub>CORE</sub>	PWRSEQ_LPCTR L.ovr = 0b10, V <sub>CORE</sub> = 1.1V, f <sub>SYS_CLK(MAX)</sub> = 100MHz	53					
V <sub>CORE</sub> Current, ACTIVE mode		pin, CPU in ACTIVE mode, executing CoreMark, inputs tied to V <sub>SS</sub> or	PWRSEQ_LPCTR L.ovr = 0b01, V <sub>CORE</sub> = 1.0V, f <sub>SYS_CLK(MAX)</sub> = 50MHz	52					
	ICORE_DACTD	V <sub>DDIO</sub> , outputs source/sink 0mA	PWRSEQ_LPCTR L.ovr = 0b00, V <sub>CORE</sub> = 0.9V, <sup>f</sup> SYS_CLK(MAX) = 12MHz	46		μA/MHz			
		Dynamic, IPO enabled, total current into V <sub>CORE</sub> pin, CPU in ACTIVE mode,	PWRSEQ_LPCTR L.ovr = 0b10, V <sub>CORE</sub> = 1.1V, <sup>f</sup> SYS_CLK(MAX) = 100MHz	43					

PARAMETER	SYMBOL	COND	ITIONS	MIN	TYP	MAX	UNITS
		executing While(1), inputs tied to V <sub>SS</sub> or V <sub>DDIO</sub> , outputs source/sink 0mA	PWRSEQ_LPCTR L.ovr = 0b01, V <sub>CORE</sub> = 1.0V, f <sub>SYS_CLK(MAX)</sub> = 50MHz		41		
			PWRSEQ_LPCTR L.ovr = 0b00, V <sub>CORE</sub> = 0.9V, f <sub>SYS_CLK(MAX)</sub> = 12MHz		37		
	ICORE_FACTD	Fixed, IPO	PWRSEQ_LPCTR L.ovr = 0b10, $V_{CORE}$ = 1.1V. See <u>Table 15</u> for temperature variance.		250		
		enabled, total current into V <sub>CORE</sub> pin, CPU in ACTIVE mode 0MHz execution, inputs tied to V <sub>SS</sub> or V <sub>DDIO</sub> , outputs	$\begin{array}{l} PWRSEQ\_LPCTR\\ L.ovr = 0b01,\\ V_{CORE} = 1.0V. \ See\\ \underline{\textit{Table 15}}\\ for\\ temperature\\ variance. \end{array}$		145		μA
		source/sink 0mA	PWRSEQ_LPCTR L.ovr = 0b00, $V_{CORE} = 0.9V.$ See <u>Table 15</u> for temperature variance.		70		
		Dynamic, IPO enabled, total current into V <sub>DDIO</sub>	PWRSEQ_LPCTR L.ovr = 0b10, V <sub>CORE</sub> = 1.1V, f <sub>SYS_CLK(MAX)</sub> = 100MHz		2		
		pin, $V_{DDIO} = 3.3V$ , CPU in ACTIVE mode, executing CoreMark, inputs tied to V <sub>SS</sub> or	PWRSEQ_LPCTR L.ovr = 0b01, V <sub>CORE</sub> = 1.0V, f <sub>SYS_CLK(MAX)</sub> = 50MHz		2		
V <sub>DDIO</sub> Current, ACTIVE mode		V <sub>DDIO</sub> , outputs source/sink 0mA	PWRSEQ_LPCTR L.ovr = 0b00, V <sub>CORE</sub> = 0.9V, f <sub>SYS_CLK(MAX)</sub> = 12MHz		2		µA/MHz
		Dynamic, IPO enabled, total current into V <sub>DDIO</sub> pin, V <sub>DDIO</sub> = 1.8V, CPU in ACTIVE	PWRSEQ_LPCTR L.ovr = 0b10, V <sub>CORE</sub> = 1.1V, f <sub>SYS_CLK(MAX)</sub> = 100MHz		2		μA/MHz
		mode, executing CoreMark, inputs tied to V <sub>SS</sub> or	PWRSEQ_LPCTR L.ovr = 0b01, V <sub>CORE</sub> = 1.0V,		2		

MAX32662

(Limits are 100% tested at $T_A = +25^{\circ}C$ and $T_A = +105^{\circ}C$ . Limits over the operating temperature range and relevant supply voltage
range are guaranteed by design and characterization. Specifications marked GBD are guaranteed by design and not production tested.
Specifications to the minimum operating temperature are guaranteed by design and are not production tested.)

PARAMETER	SYMBOL		ITIONS	MIN	TYP	MAX	UNITS		
		V <sub>DDIO</sub> , outputs source/sink 0mA	f <sub>SYS_CLK(MAX)</sub> = 50MHz				_		
			PWRSEQ_LPCTR L.ovr = 0b00, V <sub>CORE</sub> = 0.9V, f <sub>SYS_CLK(MAX)</sub> =		2				
		Dynamic, IPO enabled, total	12MHz PWRSEQ_LPCTR L.ovr = 0b10, V <sub>CORE</sub> = 1.1V, fsys_CLK(MAX) =		-				
		current into $V_{DDIO}$ pin, $V_{DDIO}$ = 3.3V, CPU in ACTIVE mode, executing While(1), inputs	100MHz PWRSEQ_LPCTR L.ovr = 0b01, V <sub>CORE</sub> = 1.0V, f <sub>SYS_CLK(MAX)</sub> = 50MHz		2				
		tied to V <sub>SS</sub> or V <sub>DDIO</sub> , outputs source/sink 0mA	$\frac{\text{PWRSEQ\_LPCTR}}{\text{PWRSEQ\_LPCTR}}$ $\frac{\text{L.ovr} = 0b00,}{\text{V}_{CORE} = 0.9V,}$ $\frac{\text{f}_{SYS\_CLK(MAX)} = 12MHz}$		2				
		Dynamic, IPO enabled, total	PWRSEQ_LPCTR L.ovr = 0b10, V <sub>CORE</sub> = 1.1V, f <sub>SYS_CLK(MAX)</sub> = 100MHz		2				
		current into V <sub>DDIO</sub> pin, V <sub>DDIO</sub> = 1.8V, CPU in ACTIVE mode, executing While(1), inputs	PWRSEQ_LPCTR L.ovr = 0b01, V <sub>CORE</sub> = 1.0V, f <sub>SYS_CLK(MAX)</sub> = 50MHz		2				
		tied to V <sub>SS</sub> or V <sub>DDIO</sub> , outputs source/sink 0mA	PWRSEQ_LPCTR L.ovr = 0b00, V <sub>CORE</sub> = 0.9V, f <sub>SYS_CLK(MAX)</sub> = 12MHz		2				
		Fixed, IPO enabled, total current into V <sub>DDIO</sub> pin, V <sub>DDIO</sub> = 3.3V,	PWRSEQ_LPCTR L.ovr = 0b10, $V_{CORE}$ = 1.1V. See <u>Table 16</u> for temperature variance.		385				
	IDDIO_FACTD	CPU in ACTIVE mode 0MHz execution, inputs tied to $V_{SS}$ or $V_{DDIO}$ , outputs source/sink 0mA	PWRSEQ_LPCTR L.ovr = 0b01, $V_{CORE}$ = 1.0V. See <u>Table 16</u> for temperature variance.		385		μΑ		
			PWRSEQ_LPCTR L.ovr = 0b00,		385		-		

PARAMETER	SYMBOL	COND	ITIONS	MIN	ТҮР	MAX	UNITS
			V <sub>CORE</sub> = 0.9V. See <u>Table 16</u> for temperature variance.				
		Fixed, IPO enabled, total	$\begin{array}{l} PWRSEQ\_LPCTR\\ L.ovr = 0b10,\\ V_{CORE} = 1.1V. \ See\\ \underline{\textit{Table 16}}\\ for\\ temperature\\ variance. \end{array}$	), 1V. See 			
		current into $V_{DDIO}$ pin, $V_{DDIO} = 1.8V$ , CPU in ACTIVE mode 0MHz execution, inputs tied to $V_{SS}$ or	PWRSEQ_LPCTRL.ovr = 0b01, $V_{CORE}$ = 1.0V. See <u>Table 16</u> fortemperaturevariance.		370		
		V <sub>DDIO</sub> , outputs source/sink 0mA	PWRSEQ_LPCTR L.ovr = 0b00, $V_{CORE} = 0.9V.$ See <u>Table 16</u> for temperature variance.		370		
		Dynamic, IPO enabled, total current into V <sub>CORE</sub>	PWRSEQ_LPCTR L.ovr = 0b10, V <sub>CORE</sub> = 1.1V, f <sub>SYS_CLK(MAX)</sub> = 100MHz		28		
		pin, CPU in SLEEP mode, standard DMA with 2 channels active, inputs tied to V <sub>SS</sub>	PWRSEQ_LPCTR L.ovr = 0b01, V <sub>CORE</sub> = 1.0V, f <sub>SYS_CLK(MAX)</sub> = 50MHz		26		
V <sub>CORE</sub> Current, SLEEP Mode	ICORE_DSLPD	or V <sub>DDIO</sub> , outputs source/sink 0mA	PWRSEQ_LPCTR L.ovr = 0b00, V <sub>CORE</sub> = 0.9V, f <sub>SYS_CLK(MAX)</sub> = 12MHz		24		µA/MHz
		Dynamic, IPO enabled, total current into V <sub>CORE</sub>	PWRSEQ_LPCTR L.ovr = 0b10, V <sub>CORE</sub> = 1.1V, f <sub>SYS_CLK(MAX)</sub> = 100MHz		12		
		pin, CPU in SLEEP mode, DMA disabled, inputs tied to V <sub>SS</sub> or V <sub>DDIO</sub> , outputs	PWRSEQ_LPCTR L.ovr = 0b01, V <sub>CORE</sub> = 1.0V, f <sub>SYS_CLK(MAX)</sub> = 50MHz		11		
		source/sink 0mA	PWRSEQ_LPCTR L.ovr = 0b00, V <sub>CORE</sub> = 0.9V,		10		

PARAMETER	SYMBOL	COND	ITIONS	MIN	ТҮР	MAX	UNITS
			<sup>f</sup> sys_clk(max) = 12MHz				
		Fixed, IPO	PWRSEQ_LPCTR L.ovr = 0b10, V <sub>CORE</sub> = 1.1V. See <u>Table 17</u> for temperature variance.		250		
	ICORE_FSLPD	enabled, total current into V <sub>CORE</sub> pin, CPU in SLEEP mode, inputs tied to V <sub>SS</sub> or V <sub>DDIO</sub> , outputs source/sink	PWRSEQ_LPCTR L.ovr = 0b01, V <sub>CORE</sub> = 1.0V. See <u>Table 17</u> for temperature variance.		145	45	
		0mÅ	PWRSEQ_LPCTR L.ovr = 0b00, $V_{CORE}$ = 0.9V. See <u>Table 17</u> for temperature variance.		70		
		Dynamic, IPO enabled, total current into V <sub>DDIO</sub>	PWRSEQ_LPCTR L.ovr = 0b10, V <sub>CORE</sub> = 1.1V, f <sub>SYS_CLK(MAX)</sub> = 100MHz		2		μΑ μΑ μΑ/ΜΗz
		pin, V <sub>DDIO</sub> = 3.3V, CPU in SLEEP mode, standard DMA with 2 channels active,	PWRSEQ_LPCTR L.ovr = 0b01, V <sub>CORE</sub> = 1.0V, f <sub>SYS_CLK(MAX)</sub> = 50MHz		2		
V <sub>DDIO</sub> Current, SLEEP		inputs tied to V <sub>SS</sub> or V <sub>DDIO</sub> , outputs source/sink 0mA	PWRSEQ_LPCTR L.ovr = 0b00, V <sub>CORE</sub> = 0.9V, f <sub>SYS_CLK(MAX)</sub> = 12MHz		2		
Mode	IDDIO_DSLPD	Dynamic, IPO enabled, total current into V <sub>DDIO</sub>	PWRSEQ_LPCTR L.ovr = 0b10, V <sub>CORE</sub> = 1.1V, f <sub>SYS_CLK(MAX)</sub> = 100MHz		2		µA/MHz
		pin, V <sub>DDIO</sub> = 1.8V, CPU in SLEEP mode, standard DMA with 2 channels active,	PWRSEQ_LPCTR L.ovr = 0b01, V <sub>CORE</sub> = 1.0V, <sup>f</sup> SYS_CLK(MAX) = 50MHz		2		
		inputs tied to V <sub>SS</sub> or V <sub>DDIO</sub> , outputs source/sink 0mA	PWRSEQ_LPCTR L.ovr = 0b00, V <sub>CORE</sub> = 0.9V, f <sub>SYS_CLK(MAX)</sub> = 12MHz		2		

PARAMETER	SYMBOL	COND	ITIONS	MIN	TYP	MAX	UNITS	
		Fixed, IPO enabled, total	PWRSEQ_LPCTR L.ovr = 0b10, V <sub>CORE</sub> = 1.1V. See <u>Table 18</u> for temperature variance. PWRSEQ_LPCTR		385			
		current into $V_{DDIO}$ pin, $V_{DDIO} = 3.3V$ , CPU in SLEEP mode, inputs tied to Vss or $V_{DDIO}$ ,	L.ovr = $0b01$ , V <sub>CORE</sub> = 1.0V. See <u>Table 18</u> for temperature variance.		385			
		outputs source/sink 0mA	PWRSEQ_LPCTR L.ovr = 0b00, $V_{CORE} = 0.9V$ . See <u>Table 18</u> for temperature variance.					
	IDDIO_FSLPD	Fixed, IPO enabled, total	PWRSEQ_LPCTR L.ovr = 0b10, V <sub>CORE</sub> = 1.1V. See <u>Table 18</u> for temperature variance.		370		μΑ	
		$\label{eq:current into V_DDIO} \begin{array}{l} \mbox{pin, V_DDIO} = 1.8 \mbox{V}, \\ \mbox{CPU in SLEEP} \\ \mbox{mode, inputs tied to} \\ \mbox{V}_{SS} \mbox{ or V}_{DDIO}, \end{array}$	PWRSEQ_LPCTR L.ovr = 0b01, V <sub>CORE</sub> = 1.0V. See <u>Table 18</u> for temperature variance.	370				
		outputs source/sink 0mA	PWRSEQ_LPCTR L.ovr = 0b00, $V_{CORE}$ = 0.9V. See <u>Table 18</u> for temperature variance.		370			
SLEEP Mode Resume Time	t <sub>SLP_OND</sub>	f <sub>SYS_OSC</sub> = IPO, tim exit to execution of a			1.5		μs	
		f <sub>SYS_OSC</sub> = IPO,	fastwk_en = 1		75			
DEEPSLEEP Mode Resume Time	<sup>t</sup> DSL_OND	time from power mode exit to execution of application code	fastwk_en = 0		210		μs	
		f <sub>SYS_OSC</sub> = IPO,	fastwk_en = 1		910			
BACKUP Mode Resume Time	<sup>t</sup> BKU_OND	time from power mode exit to execution of application code	fastwk_en = 0		1020		ms	
STORAGE Mode	toro our	f <sub>SYS_OSC</sub> = IPO,	fastwk_en = 1		920			
Resume Time	<sup>t</sup> STO_OND	time from power mode exit to	fastwk_en = 0		1030		ms	

MAX32662

PARAMETER	SYMBOL		ITIONS	MIN	TYP	MAX	UNITS
		execution of					
		application code					
POWER / DUAL-SUPPL	OPERATION (	DDIO AND CORE); I	SYS_OSC - IBRO PWRSEQ LPCTR				1
IC		Dynamic, IBRO enabled, total current into V <sub>CORE</sub>	L.ovr = 0b10, V <sub>CORE</sub> = 1.1V, f <sub>SYS_CLK(MAX)</sub> = 7.3728MHz		54		
		pin, CPU in ACTIVE mode, executing CoreMark, inputs tied to V <sub>SS</sub> or	PWRSEQ_LPCTR L.ovr = 0b01, V <sub>CORE</sub> = 1.0V, f <sub>SYS_CLK</sub> (MAX) = 7.3728MHz		50		
		V <sub>DDIO</sub> , outputs source/sink 0mA	PWRSEQ_LPCTR L.ovr = 0b00, V <sub>CORE</sub> = 0.9V, f <sub>SYS_CLK(MAX)</sub> = 7.3728MHz		41		
	ICORE_DACTD	Dynamic, IBRO enabled, total	PWRSEQ_LPCTR L.ovr = 0b10, V <sub>CORE</sub> = 1.1V, f <sub>SYS_CLK</sub> (MAX) = 7.3728MHz		44		μA/MHz
V <sub>CORE</sub> Current, ACTIVE mode		current into V <sub>CORE</sub> pin, CPU in ACTIVE mode, executing While(1), inputs tied to V <sub>SS</sub>	PWRSEQ_LPCTR L.ovr = 0b01, V <sub>CORE</sub> = 1.0V, f <sub>SYS_CLK(MAX)</sub> = 7.3728MHz		40		
		or V <sub>DDIO</sub> , outputs source/sink 0mA	PWRSEQ_LPCTR L.ovr = 0b00, V <sub>CORE</sub> = 0.9V, f <sub>SYS_CLK(MAX)</sub> = 7.3728MHz		34		
		Fixed, IBRO	PWRSEQ_LPCTR L.ovr = 0b10, $V_{CORE}$ = 1.1V. See <u>Table 19</u> for temperature variance.		105		
	ICORE_FACTD	enabled, total current into V <sub>CORE</sub> pin, CPU in ACTIVE mode 0MHz execution, inputs tied to V <sub>SS</sub>	PWRSEQ_LPCTR L.ovr = 0b01, V <sub>CORE</sub> = 1.0V. See <u>Table 19</u> for temperature variance.		80		μΑ
		or V <sub>DDIO</sub> , outputs source/sink 0mA	PWRSEQ_LPCTR L.ovr = 0b00, V <sub>CORE</sub> = 0.9V. See <u>Table 19</u> for temperature variance.		55		

PARAMETER	SYMBOL	COND	ITIONS	MIN	TYP	MAX	UNITS
		Dynamic, IBRO enabled, total current into V <sub>DDIO</sub> pin, V <sub>DDIO</sub> = 3.3V, CPU in ACTIVE mode, executing CoreMark, inputs	PWRSEQ_LPCTR L.ovr = 0b10, fSYS_CLK(MAX) = 7.3728MHz PWRSEQ_LPCTR L.ovr = 0b01, fSYS_CLK(MAX) = 7.3728MHz		2		
		tied to $V_{SS}$ or $V_{DDIO}$ , outputs source/sink 0mA	PWRSEQ_LPCTR L.ovr = 0b00, fsys_clk(MAX) = 7.3728MHz		2		-
		Dynamic, IBRO enabled, total current into V <sub>DDIO</sub>	PWRSEQ_LPCTR L.ovr = 0b10, fsys_CLK(MAX) = 7.3728MHz		2		
		pin, V <sub>DDIO</sub> = 1.8V, CPU in ACTIVE mode, executing CoreMark, inputs	PWRSEQ_LPCTR L.ovr = 0b01, fsys_clk(MAX) = 7.3728MHz		2		_
	I <sub>DDIO</sub> DACTD	tied to V <sub>SS</sub> or PWRSEQ_LPCTR V <sub>DDIO</sub> , outputs L.ovr = 0b00, source/sink 0mA f <sub>SYS_CLK</sub> (MAX) = 2 7.3728MHz	2		– μA/MHz		
V <sub>DDIO</sub> Current, ACTIVE Mode		Dynamic, IBRO enabled, total current into V <sub>DDIO</sub>	PWRSEQ_LPCTR L.ovr = 0b10, fsys_clk(MAX) = 7.3728MHz		2		μ/ 010112
		pin, V <sub>DDIO</sub> = 3.3V, CPU in ACTIVE mode, executing While(1), inputs	PWRSEQ_LPCTR L.ovr = 0b01, fsys_clk(MAX) = 7.3728MHz		2		
		tied to V <sub>SS</sub> or V <sub>DDIO</sub> , outputs source/sink 0mA	PWRSEQ_LPCTR L.ovr = 0b00, fsys_CLK(MAX) = 7.3728MHz		2		
		Dynamic, IBRO enabled, total current into V <sub>DDIO</sub>	PWRSEQ_LPCTR L.ovr = 0b10, fsys_CLK(MAX) = 7.3728MHz		2		
		pin, V <sub>DDIO</sub> = 1.8V, CPU in ACTIVE mode, executing While(1), inputs	PWRSEQ_LPCTR L.ovr = 0b01, fSYS_CLK(MAX) = 7.3728MHz		2		
		tied to V <sub>SS</sub> or V <sub>DDIO</sub> , outputs source/sink 0mA	PWRSEQ_LPCTR L.ovr = 0b00, fSYS_CLK(MAX) = 7.3728MHz		2		
	IDDIO_FACTD	Fixed, IBRO enabled, total current into V <sub>DDIO</sub>	PWRSEQ_LPCTR L.ovr = 0b10, V <sub>CORE</sub> = 1.1V. See		115		μA

(Limits are 100% tested at $T_A = +25^{\circ}C$ and $T_A = +105^{\circ}C$ . Limits over the operating temperature range and relevant supply voltage
range are guaranteed by design and characterization. Specifications marked GBD are guaranteed by design and not production tested.
Specifications to the minimum operating temperature are guaranteed by design and are not production tested.)

PARAMETER	SYMBOL	COND	ITIONS	MIN	ТҮР	MAX	UNITS
		pin, $V_{DDIO} = 3.3V$ , CPU in ACTIVE mode 0MHz execution, inputs tied to V <sub>SS</sub> or V <sub>DDIO</sub> , outputs source/sink 0mA	$\label{eq:constraint} \hline \begin{array}{c} \underline{Table\ 20} \text{ for} \\ \text{temperature} \\ \text{variance.} \\ \hline \\ PWRSEQ\_LPCTR \\ \text{L.ovr} = 0b01, \\ V_{CORE} = 1.0V. \text{ See} \\ \hline \underline{Table\ 20} \text{ for} \\ \text{temperature} \\ \hline \end{array}$		115		-
			variance. PWRSEQ_LPCTR L.ovr = 0b00, $V_{CORE} = 0.9V.$ See <u>Table 20</u> for temperature variance.		115		
		Fixed, IBRO enabled, total	PWRSEQ_LPCTR L.ovr = 0b10, $V_{CORE}$ = 1.1V. See <u>Table 20</u> for temperature variance.		90		
		current into $V_{DDIO}$ pin, $V_{DDIO} = 1.8V$ , CPU in ACTIVE mode 0MHz execution, inputs tied to V <sub>SS</sub> or	PWRSEQ_LPCTR L.ovr = 0b01, $V_{CORE}$ = 1.0V. See <u>Table 20</u> for temperature variance.		90		
		V <sub>DDIO</sub> , outputs source/sink 0mA	PWRSEQ_LPCTR L.ovr = 0b00, $V_{CORE}$ = 0.9V. See <u>Table 20</u> for temperature variance.		90		
		Dynamic, IBRO enabled, total	PWRSEQ_LPCTR L.ovr = 0b10, V <sub>CORE</sub> = 1.1V, f <sub>SYS_CLK(MAX)</sub> = 7.3728MHz		27		
V <sub>CORE</sub> Current, SLEEP Mode	ICORE_DSLPD	current into V <sub>CORE</sub> pin, CPU in SLEEP mode, standard DMA with 2 channels active, inputs tied to V <sub>SS</sub>	PWRSEQ_LPCTR L.ovr = 0b01, V <sub>CORE</sub> = 1.0V, f <sub>SYS_CLK(MAX)</sub> = 7.3728MHz		25		µA/MHz
		or V <sub>DDIO</sub> , outputs source/sink 0mA	PWRSEQ_LPCTR L.ovr = 0b00, V <sub>CORE</sub> = 0.9V, f <sub>SYS_CLK(MAX)</sub> = 7.3728MHz	_	21		
		Dynamic, IBRO enabled, total current into V <sub>CORE</sub>	PWRSEQ_LPCTR L.ovr = 0b10, V <sub>CORE</sub> = 1.1V,		12		

PARAMETER	SYMBOL	COND	ITIONS	MIN	TYP	MAX	UNITS			
		pin, CPU in SLEEP mode, DMA	f <sub>SYS_CLK(MAX)</sub> = 7.3728MHz				_			
		disabled, inputs tied to V <sub>SS</sub> or V <sub>DDIO</sub> , outputs source/sink 0mA	PWRSEQ_LPCTR L.ovr = 0b01, V <sub>CORE</sub> = 1.0V, f <sub>SYS_CLK(MAX)</sub> = 7.3728MHz		11	11				
			PWRSEQ_LPCTR L.ovr = 0b00, V <sub>CORE</sub> = 0.9V, <sup>f</sup> SYS_CLK(MAX) = 7.3728MHz		10					
		Fixed, IBRO	PWRSEQ_LPCTR L.ovr = 0b10, $V_{CORE}$ = 1.1V. See <u>Table 21</u> for temperature variance.		250					
	ICORE_FSLPD	enabled, total current into V <sub>CORE</sub> pin, CPU in SLEEP mode, inputs tied to V <sub>SS</sub> or V <sub>DDIO</sub> , outputs source/sink	PWRSEQ_LPCTR L.ovr = 0b01, V <sub>CORE</sub> = 1.0V. See <u>Table 21</u> for temperature variance.		145					
		0mA	PWRSEQ_LPCTR L.ovr = 0b00, V <sub>CORE</sub> = 0.9V. See <u>Table 21</u> for temperature variance.		70					
		Dynamic, IBRO enabled, total current into V <sub>DDIO</sub>	PWRSEQ_LPCTR L.ovr = 0b10, V <sub>CORE</sub> = 1.1V, f <sub>SYS_CLK(MAX)</sub> = 7.3728MHz		37.0					
V <sub>DDIO</sub> Current, SLEEP Mode	IDDIO_DSLPD	pin, V <sub>DDIO</sub> = 3.3V, CPU in SLEEP mode, standard DMA with 2 channels active,	PWRSEQ_LPCTR L.ovr = 0b01, V <sub>CORE</sub> = 1.0V, f <sub>SYS_CLK(MAX)</sub> = 7.3728MHz		38		μA/MHz			
	טארע_סועט	inputs tied to V <sub>SS</sub> or V <sub>DDIO</sub> , outputs source/sink 0mA	PWRSEQ_LPCTR L.ovr = 0b00, V <sub>CORE</sub> = 0.9V, f <sub>SYS_CLK(MAX)</sub> = 7.3728MHz		37					
		Dynamic, IBRO enabled, total current into V <sub>DDIO</sub> pin, V <sub>DDIO</sub> = 1.8V, CPU in SLEEP	PWRSEQ_LPCTR L.ovr = 0b10, V <sub>CORE</sub> = 1.1V, f <sub>SYS_CLK(MAX)</sub> = 7.3728MHz		39					

(Limits are 100% tested at $T_A = +25^{\circ}C$ and $T_A = +105^{\circ}C$ . Limits over the operating temperature range and relevant supply voltage
range are guaranteed by design and characterization. Specifications marked GBD are guaranteed by design and not production tested.
Specifications to the minimum operating temperature are guaranteed by design and are not production tested.)

PARAMETER	SYMBOL		ITIONS	MIN	TYP	MAX	UNITS
		mode, standard DMA with 2 channels active, inputs tied to V <sub>SS</sub> or V <sub>DDIO</sub> , outputs	PWRSEQ_LPCTR L.ovr = 0b01, V <sub>CORE</sub> = 1.0V, f <sub>SYS_CLK</sub> (MAX) = 7.3728MHz		39		
		source/sink 0mA	PWRSEQ_LPCTR L.ovr = 0b00, V <sub>CORE</sub> = 0.9V, f <sub>SYS_CLK(MAX)</sub> = 7.3728MHz		38		
		Fixed, IBRO	PWRSEQ_LPCTR L.ovr = 0b10, $V_{CORE}$ = 1.1V. See <u>Table 22</u> for temperature variance.		115		
	IDDIO_FSLPD	enabled, total current into $V_{DDIO}$ pin, $V_{DDIO}$ = 3.3V, CPU in SLEEP mode, inputs tied to $V_{SS}$ or $V_{DDIO}$ , outputs source/sink	PWRSEQ_LPCTR L.ovr = 0b01, V <sub>CORE</sub> = 1.0V. See <u>Table 22</u> for temperature variance.		115		
		0mA	PWRSEQ_LPCTR L.ovr = 0b00, $V_{CORE} = 0.9V$ . See <u>Table 22</u> for temperature variance.		115		
		Fixed, IBRO	PWRSEQ_LPCTR L.ovr = 0b10, $V_{CORE}$ = 1.1V. See <u>Table 22</u> for temperature variance.		90		- μΑ
		enabled, total current into V <sub>DDIO</sub> pin, V <sub>DDIO</sub> = 1.8V, CPU in SLEEP mode, inputs tied to V <sub>SS</sub> or V <sub>DDIO</sub> ,	PWRSEQ_LPCTR L.ovr = 0b01, V <sub>CORE</sub> = 1.0V. See <u>Table 22</u> for temperature variance.		90		
		outputs source/sink 0mA	PWRSEQ_LPCTR L.ovr = 0b00, $V_{CORE}$ = 0.9V. See <u>Table 22</u> for temperature variance.		90		
SLEEP Mode Resume Time	<sup>t</sup> SLP_OND	f <sub>SYS_OSC</sub> = IBRO, ti exit to execution of a	me from power mode pplication code		20.5		μs
DEEPSLEEP Mode	too, are	f <sub>SYS_OSC</sub> = IBRO,	fastwk_en = 1		205		l
Resume Time	<sup>t</sup> DSL_OND	time from power mode exit to	fastwk_en = 0		350		μs

PARAMETER	SYMBOL	COND	ITIONS	MIN TYP	MAX	UNITS
		execution of application code				
		f <sub>SYS_OSC</sub> = IBRO, time from power	fastwk_en = 1	11.55		_
BACKUP Mode Resume Time	<sup>t</sup> BKU_OND	mode exit to execution of application code	fastwk_en = 0	11.67		ms
		f <sub>SYS_OSC</sub> = IBRO,	fastwk en = 1	11.72		
STORAGE Mode Resume Time	<sup>t</sup> sto_ond	time from power mode exit to execution of application code	fastwk_en = 0	11.74		ms
POWER / DUAL-SUPPLY	OPERATION (	/ <sub>DDIO</sub> AND V <sub>CORE</sub> )				
V <sub>CORE</sub> Fixed Current, I <sub>CORE_FDSLF</sub> DEEPSLEEP Mode D		V <sub>DDIO</sub> = 3.3V, V <sub>CORE</sub> = 1.1V	PWRSEQ_LPCTR L.bg_dis = 0. See <u>Table 23</u> for temperature variance.	6.8		
	I <sub>CORE</sub> FDSLP	V <sub>DDIO</sub> = 3.3V, V <sub>CORE</sub> = 0.855V	PWRSEQ_LPCTR L.bg_dis = 0. See <u>Table 23</u> for temperature variance.	2.7		
		V <sub>DDIO</sub> = 1.8V, V <sub>CORE</sub> = 1.1V.	PWRSEQ_LPCTR L.bg_dis = 0. See <u>Table 23</u> for temperature variance.	6.8		- μΑ
		V <sub>DDIO</sub> = 1.8V, V <sub>CORE</sub> = 0.855V	PWRSEQ_LPCTR L.bg_dis = 0. See <u>Table 23</u> for temperature variance.	2.7		-
V <sub>DDIO</sub> Fixed Current, DEEPSLEEP Mode		V <sub>DDIO</sub> = 3.3V, V <sub>CORE</sub> = 1.1V	PWRSEQ_LPCTR L.bg_dis = 0. See <u>Table 24</u> for temperature variance.	0.19		
		PWRSEQ_LPCTR L.bg_dis = 0. See <u>Table 24</u> for temperature variance.	0.19		μΑ	
		V <sub>DDIO</sub> = 1.8V, V <sub>CORE</sub> = 1.1V	PWRSEQ_LPCTR L.bg_dis = 0. See <u>Table 24</u> for temperature variance.	0.05		
		V <sub>DDIO</sub> = 1.8V, V <sub>CORE</sub> = 0.855V	PWRSEQ_LPCTR L.bg_dis = 0. See <u>Table 24</u> for	0.05		

PARAMETER	SYMBOL	COND	ITIONS	MIN	ТҮР	MAX	UNITS
			temperature				
			variance.				
			$V_{\text{DDIO}} = 3.3 \text{V},$				
			V <sub>CORE</sub> = 1.1V. See		0.00		
			<u>Table 25</u> for		0.33		
			temperature variance.				
			$V_{\text{DDIO}} = 3.3 \text{V},$				
			$V_{CORE} = 0.855V.$				
			See <u>Table 25</u> for		0.18		
		0KB SRAM	temperature				
		retained, RTC	variance.				
		disabled, retention	V <sub>DDIO</sub> = 1.8V,				
		regulator disabled	V <sub>CORE</sub> = 1.1V. See				
			Table 25 for		0.33		
			temperature				
			variance.				
			V <sub>DDIO</sub> = 1.8V,				
			V <sub>CORE</sub> = 0.855V.				
			See <u>Table 25</u> for		0.18		
			temperature				
			variance.				_
			$V_{\text{DDIO}} = 3.3 \text{V},$		1 00		
			V <sub>CORE</sub> = 1.1V. See				
V <sub>CORE</sub> Fixed Current,			<u>Table 25</u> for	1.28		1	
BACKUP Mode	I <sub>CORE_FBKUD</sub>		temperature variance.				μA
DACKUP WOULE			$V_{\text{DDIO}} = 3.3 \text{V},$				_
			$V_{CORE} = 0.855V.$				
			See Table 25 for		0.54		
			temperature				
		20KB SRAM	variance.				
		retained with RTC	V <sub>DDIO</sub> = 1.8V,				
		disabled	V <sub>CORE</sub> = 1.1V. See				
			Table 25 for		1.28		
			temperature				
			variance.				4
			$V_{\text{DDIO}} = 1.8V,$				
			V <sub>CORE</sub> = 0.855V.		0 = 1		
			See <u>Table 25</u> for		0.54		
			temperature variance.				
			$V_{\text{DDIO}} = 3.3 \text{V},$				1
			$V_{\text{CORE}} = 1.1$ V. See				
			<u>Table 25</u> for		2.23		
		40KB SRAM	temperature		2.20		
		retained with RTC	variance.				
		disabled	$V_{\text{DDIO}} = 3.3 \text{V},$				1
			V <sub>CORE</sub> = 0.855V.		0.9		
			See <u>Table 25</u> for				

PARAMETER	SYMBOL	COND	DITIONS	MIN	TYP	MAX	UNIT
			temperature				
			variance.				
			V <sub>DDIO</sub> = 1.8V,				
			V <sub>CORE</sub> = 1.1V. See				
			Table 25 for		2.23		
			temperature				
			variance.				
			V <sub>DDIO</sub> = 1.8V,				
			V <sub>CORE</sub> = 0.855V.				
			See Table 25 for		0.9		
			temperature				
			variance.				
			V <sub>DDIO</sub> = 3.3V,				
			V <sub>CORE</sub> = 1.1V. See				
			Table 25 for		3.2		
			temperature				
			variance.				
			V <sub>DDIO</sub> = 3.3V,				
			V <sub>CORE</sub> = 0.855V.				
			See <u>Table 25</u> for		1.2		
			temperature				
		60KB SRAM	variance.				
		retained with RTC	$V_{\text{DDIO}} = 1.8V,$				
		disabled	V <sub>CORE</sub> = 1.1V. See		3.2		
			Table 25 for				
			temperature	0.2			
			variance.				
			$V_{\text{DDIO}} = 1.8V,$				
			$V_{CORE} = 0.855V.$				
			See <u>Table 25</u> for		1.2		
			temperature		1.2		
			variance.				
			$V_{\text{DDIO}} = 3.3 \text{V},$				1
			$V_{CORE} = 1.1V.$ See				
			<u>Table 25</u> for		4.1		
			temperature		7.1		
			variance.				
			$V_{\text{DDIO}} = 3.3 \text{V},$				-
			$V_{CORE} = 0.855V.$				
					1.6		
		80KB SRAM	See <u>Table 25</u> for		1.0		
		retained with RTC	temperature				
		disabled	variance. V <sub>DDIO</sub> = 1.8V,				-
			$v_{DDIO} = 1.0v$ ,				
			V <sub>CORE</sub> = 1.1V. See				
			<u>Table 25</u> for		4.1		
			temperature				
			variance.				4
			$V_{\text{DDIO}} = 1.8V,$				
			V <sub>CORE</sub> = 0.855V.		1.6		
			See Table 25 for				1

PARAMETER	SYMBOL	COND	ITIONS	MIN	TYP	MAX	UNITS
			temperature				
			variance.				
			$V_{\text{DDIO}} = 3.3 \text{V},$				
			V <sub>CORE</sub> = 1.1V. See		0.40		
			<u>Table 25</u> for		0.19		
			temperature variance.				
			$V_{\text{DDIO}} = 3.3 \text{V},$				
			$V_{CORE} = 0.855V.$				
			See <u>Table 26</u> for		0.19		
		0KB SRAM	temperature				
		retained, RTC	variance.				
		disabled, retention	V <sub>DDIO</sub> = 1.8V,				
		regulator disabled	V <sub>CORE</sub> = 1.1V. See				
			Table 26 for		0.05		
			temperature				
			variance.				
			V <sub>DDIO</sub> = 1.8V,				
			V <sub>CORE</sub> = 0.855V.				
			See <u>Table 26</u> for		0.05		
			temperature				
			variance.				_
			$V_{\text{DDIO}} = 3.3 \text{V},$		0.10		
			V <sub>CORE</sub> = 1.1V. See				
V <sub>DDIO</sub> Fixed Current,			<u>Table 26</u> for	0.19			
BACKUP Mode			temperature variance.		μA		
BACKUP Mode			$V_{\text{DDIO}} = 3.3 \text{V},$	<u> </u>			_
			$V_{CORE} = 0.855V.$		0.19		
			See Table 26 for				_
			temperature				
		20KB SRAM	variance.				
		retained with RTC	V <sub>DDIO</sub> = 1.8V,				
		disabled	V <sub>CORE</sub> = 1.1V. See				
			<u>Table 26</u> for		0.05		
			temperature				
			variance.				4
			$V_{\text{DDIO}} = 1.8V,$				
			V <sub>CORE</sub> = 0.855V.		o o <del>-</del>		
			See <u>Table 26</u> for		0.05		
			temperature				
			variance. V <sub>DDIO</sub> = 3.3V,				-
			$V_{CORE} = 1.1V.$ See				
			Table 26 for	0.19			
		40KB SRAM	temperature		0.10		
		retained with RTC	variance.				
		disabled	$V_{\text{DDIO}} = 3.3 \text{V},$				1
			V <sub>CORE</sub> = 0.855V.		0.19		
			See <u>Table 26</u> for				

MAX32662

PARAMETER	SYMBOL	COND	ITIONS	MIN	TYP	MAX	UNIT
			temperature				
			variance.				
			V <sub>DDIO</sub> = 1.8V,				
			V <sub>CORE</sub> = 1.1V. See				
			Table 26 for		0.05		
			temperature				
			variance.				
			V <sub>DDIO</sub> = 1.8V,				
			V <sub>CORE</sub> = 0.855V.				
			See Table 26 for		0.05		
			temperature				
			variance.				
			V <sub>DDIO</sub> = 3.3V,				
			V <sub>CORE</sub> = 1.1V. See				
			Table 26 for		0.19		
			temperature				
			variance.				
			V <sub>DDIO</sub> = 3.3V,				1
			V <sub>CORE</sub> = 0.855V.				
			See <u>Table 26</u> for		0.19		
			temperature				
		60KB SRAM	variance.				
		retained with RTC	V <sub>DDIO</sub> = 1.8V,				
		disabled	V <sub>CORE</sub> = 1.1V. See				
			Table 26 for		0.05		
			temperature	0.00			
			variance.				
			$V_{\text{DDIO}} = 1.8V,$				
			$V_{CORE} = 0.855V.$				
			See <u>Table 26</u> for		0.05		
			temperature		0.00		
			variance.				
			$V_{\text{DDIO}} = 3.3 \text{V},$				1
			$V_{CORE} = 1.1V.$ See				
			Table 26 for		0.19		
			temperature		0.10		
			variance.				
			$V_{\text{DDIO}} = 3.3 \text{V},$				1
			$V_{CORE} = 0.855V.$				
			See <u>Table 26</u> for		0.19		
		80KB SRAM	temperature		0.13		
		retained with RTC	variance.				
		disabled	$V_{\text{DDIO}} = 1.8V,$				1
			$V_{\text{CORE}} = 1.1V.$ See				
					0.05		
			<u>Table 26</u> for		0.05		
			temperature				
			variance.				4
			$V_{DDIO} = 1.8V,$		0.05		
			V <sub>CORE</sub> = 0.855V.		0.05		
			See <u>Table 26</u> for				

PARAMETER	SYMBOL	COND	ITIONS	MIN	TYP	MAX	UNITS
			temperature				
			variance.				
			RE = 1.1V. See <u>Table</u>		0.33		
		27 for temperature v					_
V Fixed Ourrent		$V_{DDIO} = 3.3V, V_{COF}$			0.18		
V <sub>CORE</sub> Fixed Current,	ICORE_FSTOD	<u>Table 27</u> for tempera					μA
STORAGE Mode	_		RE = 1.1V. See <u>Table</u>		0.33		
		$\frac{27}{V_{DDIO}}$ for temperature v					_
		Table 27 for tempera		0.18			
			$R_E = 1.1V.$ See <u>Table</u>				
		28 for temperature v			0.22		
		$V_{DDIO} = 3.3V, V_{COF}$					
V <sub>DDIO</sub> Fixed Current,		Table 28 for tempera			0.22		
STORAGE Mode	IDDIO_FSTOD		$R_E = 1.1V.$ See <u>Table</u>				μA
		<u>28</u> for temperature v			0.06		
		$V_{DDIO} = 1.8V, V_{COF}$					
		Table 28 for tempera			0.06		
CLOCKS	1	· ·					
System Clock	f			0		f	
Frequency	<sup>f</sup> sys_clk			0		f <sub>IPO</sub>	MHz
Internal Primary	f <sub>IPO</sub>	Default PWRSEQ_L	PCTPL ovr = 0b10		100		MHz
Oscillator (IPO)	ΊΡΟ		FCTRL.001 - 0010		100		IVITIZ
Internal Baud Rate	f <sub>IBRO</sub>				7.3728		MHz
Oscillator (IBRO)	ШКО				1.0120		WIT 12
Internal Nanoring	f <sub>INRO</sub>	Measured at V <sub>DDIO</sub>	= 1.8V		80		kHz
Oscillator (INRO)		32kHz watch crystal	C 6pE ESP <				
External RTC Oscillator	fertco	90kΩ, C <sub>0</sub> ≤ 2pF	, $C_L = opr$ , ESR <		32.768		kHz
(ERTCO)		•	40-F FOD < 500				
External RF Oscillator	feneo	32MHz crystal, CL = 12pF, ESR $\leq$ 50Ω, C <sub>0</sub> $\leq$ 7pF, temperature stability ±20ppm, initial tolerance ±20ppm		32			
Frequency (ERFO)	ferfo						MHz
BTC Operating Current	I <sub>RTC</sub>	All power modes, R			0.35		
RTC Operating Current		All power modes, R					μΑ
RTC Power-up Time	<sup>t</sup> RTC_ON				250		ms
			Minimum voltage				
		HF EXT CLK	vs. frequency				
		selected, V <sub>DDIO</sub> ≥	requirements for			50	
		3.0V	PWRSEQ_LPCTR L.ovr settings must				
External System Cleak			be followed.				
External System Clock Input Frequency	fext_clk		Minimum voltage				MHz
input i requeitoy			vs. frequency				
		HF_EXT_CLK	requirements for				
		selected, V <sub>DDIO</sub> <	PWRSEQ_LPCTR			25	
		3.0V	Lovr settings must				
			be followed.				
	Low-Power		I.P. EXT. CI.K selected Varia > 3.0V			10	
External Low-Power	feve LOTMO	LP_EXI_CLK select	EG, VDDIO = 0.0V			10	
External Low-Power Timer Clock Input	<sup>f</sup> EXT_LPTMR_C LK	LP_EXT_CLK select				5	MHz

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Input Low Voltage for All GPIO, RSTN	VIL_GPIO	Pin configured as GPIO			0.3 × V <sub>DDIO</sub>	V
Input High Voltage for All GPIO, RSTN	V <sub>IH_GPIO</sub>	Pin configured as GPIO	0.7 × V <sub>DDIO</sub>			V
		V <sub>DDIO</sub> = 1.71V, I <sub>OL</sub> = 1mA, DS[1:0] = 00 ( <u>Note 2</u> )		0.2	0.4	
Output Low Voltage for	Max and	V <sub>DDIO</sub> = 1.71V, I <sub>OL</sub> = 2mA, DS[1:0] = 10 ( <i>Note 2</i> )		0.2	0.4	.,
All GPIO Except P0.6, P0.9, P0.12, and P0.13	V <sub>OL_GPIO</sub>	V <sub>DDIO</sub> = 1.71V, I <sub>OL</sub> = 4mA, DS[1:0] = 01 ( <i>Note 2</i> )		0.2	0.4	V
		V <sub>DDIO</sub> = 1.71V, I <sub>OL</sub> = 6mA, DS[1:0] = 11 ( <u>Note 2</u> )		0.2	0.4	
Output Low Voltage for	Version	$V_{DDIO} = 1.71V, I_{OL} = 2mA, DS = 0 (Note2)$		0.2	0.4	
GPIO P0.6, P0.9, P0.12, and P0.13	V <sub>OL_I2C</sub>	V <sub>DDIO</sub> = 1.71V, I <sub>OL</sub> = 10mA, DS = 1 ( <u>Note 2</u> )		0.2	0.4	V
		V <sub>DDIO</sub> = 1.71V, I <sub>OH</sub> = 1mA, DS[1:0] = 00 ( <u>Note 2</u> )	V <sub>DDIO</sub> - 0.4			
Output High Voltage for	M	V <sub>DDIO</sub> = 1.71V, I <sub>OH</sub> = 2mA, DS[1:0] = 10 ( <u>Note 2</u> )	V <sub>DDIO</sub> - 0.4			
All GPIO Except P0.6, P0.9, P0.12, and P0.13	V <sub>OH_VGPIO</sub>	V <sub>DDIO</sub> = 1.71V, I <sub>OH</sub> = 4mA, DS[1:0] = 01 ( <i>Note 2</i> )	V <sub>DDIO</sub> - 0.4			V
		V <sub>DDIO</sub> = 1.71V, I <sub>OH</sub> = 6mA, DS[1:0] = 11 ( <i>Note 2</i> )	V <sub>DDIO</sub> - 0.4			
Output High Voltage for		$V_{\text{DDIO}} = 1.71 \text{V}, \text{I}_{\text{OH}} = 2 \text{mA}, \text{DS} = 0 (Note)$	V <sub>DDIO</sub> - 0.4			
GPIO P0.6, P0.9, P0.12, and P0.13	Voh_i2C	V <sub>DDIO</sub> = 1.71V, I <sub>OH</sub> = 10mA, DS = 1 ( <u>Note 2</u> )	V <sub>DDIO</sub> - 0.4			V
Combined I <sub>OL</sub> , All GPIO	I <sub>OL_TOTAL</sub>				100	mA
Combined I <sub>OH</sub> , All GPIO	IOH_TOTAL		-100			mA
Input Hysteresis (Schmitt)	VIHYS			300		mV
Input/Output Pin Capacitance for All Pins	C <sub>IO</sub>			4		pF
Input Leakage Current Low	Ι <sub>ΙL</sub>	V <sub>IN</sub> = 0V, internal pull-up disabled	-200		+200	nA
Input Leakage Current High	Ι <sub>ΙΗ</sub>	$V_{IN}$ = 3.63V, internal pull-up disabled	-800		+800	nA
RSTN Assertion Time	<sup>t</sup> RSTN	Device in ACTIVE mode, RSTN device pin assertion duration to entry into device reset state		6 x <sup>t</sup> sys_cL K		μs
Input Pull-up Resistor	<b>D-</b>	Internal pull-up to V <sub>DDIO</sub> = V <sub>RST</sub> , RSTN at V <sub>IH</sub>		18.7		
RSTN	R <sub>PU_VDDIO</sub>	Internal pull-up to V <sub>DDIO</sub> = 3.63V, RSTN at V <sub>IH</sub>		10.0		kΩ
Input Pull-up Resistor for All GPIO	R <sub>PU</sub>	Device pin configured as GPIO, internal pull-up to $V_{DDIO} = V_{RST}$ . device pin at $V_{IH}$		18.7		kΩ
(Limits are 100% tested at  $T_A = +25^{\circ}$ C and  $T_A = +105^{\circ}$ C. Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization. Specifications marked GBD are guaranteed by design and not production tested. Specifications to the minimum operating temperature are guaranteed by design and are not production tested.)

PARAMETER	SYMBOL	COND	ITIONS	MIN	TYP	MAX	UNITS
		Device pin configured pull-up to V <sub>DDIO</sub> = 3.6 V <sub>IH</sub>			10.0		
Input Pull-down Resistor	R <sub>PD</sub>	Device pin configured pull-down to V <sub>SS</sub> , V <sub>E</sub> pin at V <sub>IL</sub>			17.6		kΩ
for All GPIO	1750	Device pin configured pull-down to V <sub>SS</sub> , V <sub>E</sub> pin at V <sub>IL</sub>	d as GPIO, internal <sub>DDIO</sub> = V <sub>RST</sub> , device		8.8		K12
12-BIT SAR ADC							
		ADC_CTRL0.reset	V <sub>DDA</sub> = 1.8V		340		
V <sub>DDA</sub> Standby Current	Ivdda	b = 0, ADC_CTRL0.bias_ en = 0, ADC_CTRL0.adc_ en = 0 MCR_ADCCFG1.a mp_en = 0 MCR_ADCCFG1.ai n_inp_en = 0b1111, input buffer disabled	V <sub>DDA</sub> = 3.3V		361		μΑ
		ADC Active, reference buffer disabled, ADC clock = 25MHz. Additional current	MCR_ADCCFG0.e xt_ref = 0, MCR_ADCCFG0.in t_ref = 0, V <sub>DDA</sub> = 1.8V MCR_ADCCFG0.e xt_ref = 0,		202		
V <sub>DDA</sub> ADC Active		above I <sub>VDDA</sub> .	MCR_ADCCFG0.in t_ref = 1, V <sub>DDA</sub> = 3.3V		353		
Current	IADC	ADC Active, reference buffer	MCR_ADCCFG0.e xt_ref = 0, MCR_ADCCFG0.in t_ref = 0, V <sub>DDA</sub> = 1.8V		167		
		disabled, ADC clock = 16MHz. Additional current above I <sub>VDDA</sub> .	$\begin{array}{l} \text{MCR}\_\text{ADCCFG0.e} \\ \text{xt}\_\text{ref} = 0, \\ \text{MCR}\_\text{ADCCFG0.in} \\ \text{t}\_\text{ref} = 1, \\ \text{V}_{\text{DDA}} = \\ 3.3 \\ \text{V} \end{array}$		280		
Bandgap Temperature Coefficient	V <sub>TEMPCO</sub>	Box method			±25		ppm
12-BIT SAR ADC/INPUT		_ED (MCR_ADCCFG1	.thru_pad_sw_enx =	1; MCR_AD	CCFG1.th	ru_en = 1;	
MCR_ADCCFG1.amp_er Resolution	1 = 1)				12		bits
Effective Number of Bits	ENOB	ADC_CLKCTRL.clkd input pk-pk = V <sub>REF</sub> -		12		bits	
External Reference Voltage	V <sub>REF</sub>	V <sub>REF</sub> ≤ V <sub>DDA,</sub>		2.048		V <sub>DDA</sub>	V

(Limits are 100% tested at  $T_A = +25^{\circ}$ C and  $T_A = +105^{\circ}$ C. Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization. Specifications marked GBD are guaranteed by design and not production tested. Specifications to the minimum operating temperature are guaranteed by design and are not production tested.)

PARAMETER	SYMBOL	COND	ITIONS	MIN	TYP	MAX	UNITS
		MCR_ADCCFG0.ext MCR_ADCCFG1.ain					
Internal Reference	V <sub>INT_REF</sub>	MCR_ADCCFG0.ext MCR_ADCCFG0.int	ref = 0		1.25		V
Voltage	INI_REF	MCR_ADCCFG0.ext MCR_ADCCFG0.int			2.048		v
ADC Clock Rate	f <sub>ACLK</sub>				25		MHz
Maximum						MIN(V <sub>RE</sub>	
			MCR_ADCCFG1.di vsel = 0b00	V <sub>SSA</sub> + 0.05		<sub>F</sub> , V <sub>DDIOH</sub> )	
	V	AIN[3:0],	MCR_ADCCFG1.di vsel = 0b01	V <sub>SSA</sub> + 0.05		MIN(V <sub>RE</sub> F <sup>,</sup> V <sub>DDIOH</sub> )	
Input Voltage Range	V <sub>AIN</sub>	ADC_DATA.chan = [3:0]	MCR_ADCCFG1.di vsel = 0b10	V <sub>SSA</sub> + 0.05		MIN(2 x V <sub>REF</sub> , V <sub>DDIOH</sub> )	V
			MCR_ADCCFG1.di vsel = 0b11	V <sub>SSA</sub> + 0.05		MIN(3 x V <sub>REF</sub> , V <sub>DDIOH</sub> )	
ADC Buffer Current	I <sub>ADCBUFFER</sub>				54		μA
Input Impedance	R <sub>AIN</sub>				100		kΩ
Analog Input Capacitance	C <sub>AIN</sub>	Fixed capacitance to	V <sub>SSA</sub>		2		pF
Integral Nonlinearity	INL				±1.5		LSb
Differential Nonlinearity	DNL				±0.75		LSb
Offset Error	V <sub>OS</sub>	Chopping enabled			±0.25		LSb
ADC Input Buffer Offset	V <sub>OS</sub>				±1.5		LSb
ADC Sample Rate	fADC					25	kHz
ADC Setup Time	tADC_SU	Any power-up of AD to CpuAdcStart	C clock or ADC bias			500	μs
ADC Input Leakage	IADC_LEAK				±1.2		nA
12-BIT SAR ADC/INPUT MCR_ADCCFG1.amp_er		LED (MCR_ADCCFG	1.thru_pad_sw_enx =	= 0; MCR_A	DCCFG1.	thru_en = 0;	
Resolution					12		bits
Effective Number of Bits	ENOB	ADC_CLKCTRL.clkc input pk-pk = V <sub>REF</sub> -	10mV		10		bits
External Reference Voltage	V <sub>REF</sub>	V <sub>REF</sub> ≤ V <sub>DDA,</sub> MCR_ 1	_ADCCFG0.ext_ref =	2.048		V <sub>DDA</sub>	V
Internal Reference	V <sub>INT_REF</sub>	MCR_ADCCFG0.ext MCR_ADCCFG0.int	ref = 0		1.25		V
Voltage		MCR_ADCCFG0.ext MCR_ADCCFG0.int			2.048		v
ADC Clock Rate Maximum	f <sub>ACLK</sub>				25		MHz
Input Voltage Range	V <sub>AIN</sub>	AIN[3:0], ADC_DATA.chan = [3:0]	MCR_ADCCFG1.di vsel = 0b00	V <sub>SSA</sub> + 0.05		V <sub>REF</sub>	V

(Limits are 100% tested at  $T_A = +25$ °C and  $T_A = +105$ °C. Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization. Specifications marked GBD are guaranteed by design and not production tested. Specifications to the minimum operating temperature are guaranteed by design and are not production tested.)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS
Input Impedance	R <sub>AIN</sub>			1.2		MΩ
Analog Input	Com	Fixed capacitance to V <sub>SSA</sub>		2		
Capacitance	C <sub>AIN</sub>	Dynamically switched capacitance		1.2		pF
Integral Nonlinearity	INL			±1.5		LSb
Differential Nonlinearity	DNL		±0.75			LSb
Offset Error	V <sub>OS</sub>	Chopping enabled		±0.25		LSb
ADC Sample Rate	f <sub>ADC</sub>				1	Msps
ADC Setup Time	<sup>t</sup> ADC_SU	Any power-up of ADC clock or ADC bias to CpuAdcStart	500			μs
ADC Input Leakage	IADC_LEAK	ADC inactive or channel not selected		±1.2		nA
COMPARATORS						
Input Offset Voltage	VOFFSET			±1		mV
		AINCOMPHYST[1:0] = 00	±23			
	V <sub>HYST</sub>	AINCOMPHYST[1:0] = 01	±50			mV
Input Hysteresis		AINCOMPHYST[1:0] = 10	±2			
		AINCOMPHYST[1:0] = 11		±7		1
Input Voltage Range	VIN_CMP	Common-mode range	0		V <sub>DDIO</sub>	V
FLASH MEMORY	•					
	t <sub>M_ERASE</sub>	Mass erase		20		
Flash Erase Time	<sup>t</sup> P_ERASE	Page erase		20		ms
Flash Programming Time per Word	t <sub>PROG</sub>			42		μs
Flash Endurance			10			kcycles
Data Retention	<sup>t</sup> RET	T <sub>A</sub> = +125°C	10			years

**Note 2:** When using a GPIO bias voltage of 2.97V, the drive current capability of the GPIO is 2x that of its drive strength when using a GPIO bias voltage of 1.71V.

## **Electrical Characteristics – I<sup>2</sup>C**

(Timing specifications are guaranteed by design and not production tested.  $T_A = -40^{\circ}C$  to  $+105^{\circ}C$ )

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
STANDARD-MODE						
Output Fall Time	tOF	Standard-mode, from V <sub>IH(MIN)</sub> to V <sub>IL(MAX)</sub>		150		ns
SCL Clock Frequency	fscl		0		100	kHz
Low Period SCL Clock	t <sub>LOW</sub>		4.7			μs
High Time SCL Clock	t <sub>HIGH</sub>		4.0			μs
Setup Time for Repeated Start Condition	<sup>t</sup> SU;STA		4.7			μs
Hold Time for Repeated Start Condition	<sup>t</sup> HD;STA		4.0			μs

## MAX32662

## Arm Cortex-M4 Processor with FPU-Based Microcontroller (MCU) with 256KB Flash and 80KB SRAM

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Data Setup Time	<sup>t</sup> SU;DAT			300		ns
Data Hold Time	<sup>t</sup> HD;DAT			10		ns
Rise Time for SDA and SCL	t <sub>R</sub>			800		ns
Fall Time for SDA and SCL	t <sub>F</sub>			200		ns
Setup Time for a Stop Condition	<sup>t</sup> su;sто		4.0			μs
Bus Free Time Between a Stop and Start Condition	t <sub>BUS</sub>		4.7			μs
Data Valid Time	t <sub>VD;DAT</sub>		3.45			μs
Data Valid Acknowledge Time	t <sub>VD;ACK</sub>		3.45			μs
FAST-MODE						
Output Fall Time	t <sub>OF</sub>	From V <sub>IH(MIN)</sub> to V <sub>IL(MAX)</sub>		150		ns
Pulse Width Suppressed by Input Filter	t <sub>SP</sub>			75		ns
SCL Clock Frequency	<b>f</b> SCL		0		400	kHz
Low Period SCL Clock	tLOW		1.3			μs
High Time SCL Clock	<sup>t</sup> HIGH		0.6			μs
Setup Time for Repeated Start Condition	<sup>t</sup> su;sta		0.6			μs
Hold Time for Repeated Start Condition	<sup>t</sup> HD;STA		0.6			μs
Data Setup Time	t <sub>SU;DAT</sub>			125		ns
Data Hold Time	<sup>t</sup> HD;DAT			10		ns
Rise Time for SDA and SCL	t <sub>R</sub>			30		ns
Fall Time for SDA and SCL	t <sub>F</sub>			30		ns
Setup Time for a Stop Condition	t <sub>SU;STO</sub>		0.6			ms
Bus Free Time Between a Stop and Start Condition	t <sub>BUS</sub>		1.3			μs
Data Valid Time	t <sub>VD;DAT</sub>		0.9			μs
Data Valid Acknowledge Time	t <sub>VD;ACK</sub>		0.9			μs
FAST-MODE PLUS						
Output Fall Time	t <sub>OF</sub>	From V <sub>IH(MIN)</sub> to V <sub>IL(MAX)</sub>		80		ns
Pulse Width Suppressed by Input Filter	t <sub>SP</sub>			75		ns
SCL Clock Frequency	f <sub>SCL</sub>		0		1000	kHz

(Timing specifications are guaranteed by design and not production tested. T<sub>A</sub> = -40°C to +105°C)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
High Time SCL Clock	t <sub>HIGH</sub>		0.26			μs
Setup Time for Repeated Start Condition	<sup>t</sup> SU;STA		0.26			μs
Hold Time for Repeated Start Condition	<sup>t</sup> HD;STA		0.26			μs
Data Setup Time	t <sub>SU;DAT</sub>			50		ns
Data Hold Time	<sup>t</sup> HD;DAT			10		ns
Rise Time for SDA and SCL	t <sub>R</sub>			50		ns
Fall Time for SDA and SCL	t <sub>F</sub>			30		ns
Setup Time for a Stop Condition	t <sub>SU;STO</sub>		0.26			μs
Bus Free Time Between a Stop and Start Condition	t <sub>BUS</sub>		0.5			μs
Data Valid Time	t <sub>VD;DAT</sub>		0.45			μs
Data Valid Acknowledge Time	t <sub>VD;ACK</sub>		0.45			μs

(Timing specifications are guaranteed by design and not production tested. T<sub>A</sub> = -40°C to +105°C)

## **Electrical Characteristics – I<sup>2</sup>S**

(Timing specifications are guaranteed by design and not production tested.  $T_A = -40^{\circ}C$  to  $+105^{\circ}C$ )

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
TARGET MODE						
Bit Clock Frequency	f <sub>BCLKS</sub>				25	MHz
Bit Clock Period	t <sub>BCLKS</sub>		1/f <sub>BCLKS</sub>			ns
BCLK High Time	twbclkhs			0.5		1/fBCLKS
BCLK Low Time	<sup>t</sup> WBCLKLS			0.5		1/fBCLKS
LRCLK Setup Time	tLRCLK_BCLKS			25		ns
Delay Time, BCLK to SD (Output) Valid	<sup>t</sup> BCLK_SDOS			12		ns
Setup Time for SD (Input)	t <sub>SU_SDIS</sub>			6		ns
Hold Time SD (Input)	t <sub>HD_SDIS</sub>			3		ns
CONTROLLER MODE						
Bit Clock Frequency	<b>f</b> BCLKM	Source only from ERFO			32	MHz
Bit Clock Period	<sup>t</sup> BCLKM		<sup>1/f</sup> BCLKM			ns
BCLK High Time	<sup>t</sup> WBCLKHM			0.5		1/fBCLKM
BCLK Low Time	<sup>t</sup> WBCLKLM			0.5		1/fBCLKM
Delay Time BCLK to LRCLK Valid	<sup>t</sup> LRCLK_BCLKM			20		ns
Delay Time, BCLK to SD (Output) Valid	<sup>t</sup> BCLK_SDOM			20		ns
Setup Time for SD (Input)	<sup>t</sup> SU_SDIM			10		ns

(Timing specifications are guaranteed by design and not production tested. T<sub>A</sub> = -40°C to +105°C)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Hold Time SD (Input)	<sup>t</sup> HD_SDIM			10		ns

## **Electrical Characteristics – SPI**

(Timing specifications are guaranteed by design and not production tested.T<sub>A</sub> = -40°C to +105°C)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
CONTROLLER MODE						•
SPI Controller Operating Frequency	fмск	f <sub>SYS_CLK</sub> = 100MHz, f <sub>MCK(MAX)</sub> = f <sub>SYS_CLK</sub> /2			50	MHz
SPI Controller SCK Period	t <sub>MCK</sub>			1/f <sub>MCK</sub>		ns
SCK Output Pulse- Width High/Low	t <sub>MCH</sub> , t <sub>MCL</sub>		t <sub>MCK</sub> /2			ns
MOSI Output Hold Time After SCK Sample Edge	t <sub>MOH</sub>		t <sub>MCK</sub> /2			ns
MOSI Output Valid to Sample Edge	t <sub>MOV</sub>		t <sub>MCK</sub> /2			ns
MOSI Output Hold Time After SCK Low Idle	t <sub>MLH</sub>			t <sub>MCK</sub> /2		ns
MISO Input Valid to SCK Sample Edge Setup	t <sub>MIS</sub>			5		ns
MISO Input to SCK Sample Edge Hold	t <sub>MIH</sub>			t <sub>MCK</sub> /2		ns
TARGET MODE						
SPI Target Operating Frequency	fsck				50	MHz
SPI Target SCK Period	t <sub>SCK</sub>			1/f <sub>SCK</sub>		ns
SCK Input Pulse-Width High/Low	t <sub>SCH</sub> , t <sub>SCL</sub>			t <sub>SCK</sub> /2		ns
SSx Active to First Shift Edge	t <sub>SSE</sub>			10		ns
MOSI Input to SCK Sample Edge Rise/Fall Setup	t <sub>SIS</sub>			5		ns
MOSI Input from SCK Sample Edge Transition Hold	t <sub>SIH</sub>			1		ns
MISO Output Valid After SCLK Shift Edge Transition	tsov			5		ns
SCK Inactive to SSx Inactive	tSSD			10		ns
SSx Inactive Time	tssh			1/f <sub>SCK</sub>		μs
MISO Hold Time After SSx Deassertion	t <sub>SLH</sub>			1/f <sub>SCK</sub>		ns

## MAX32662

## Arm Cortex-M4 Processor with FPU-Based Microcontroller (MCU) with 256KB Flash and 80KB SRAM

## **Timing Diagrams**



#### Figure 1. I<sup>2</sup>C Timing Diagram



Figure 2. I<sup>2</sup>S Controller Timing Diagram







Figure 4. SPI Controller Mode Timing Diagram

## MAX32662

## Arm Cortex-M4 Processor with FPU-Based Microcontroller (MCU) with 256KB Flash and 80KB SRAM



Figure 5. SPI Target Mode Timing Diagram

## **Pin Configuration – 20 WLP**



## **Pin Descriptions – 20 WLP**

				FUNCTIO	N MODES			
PIN	NAME	Primary Signal (Default)	Alternat e Functio n 1	Alternat e Functio n 2	Alternat e Functio n3	Alternat e Functio n4	Alternat e Functio n5	FUNCTION
POW	ER							
A2	V <sub>CORE</sub>	—	—	—	—	—	—	Digital Supply Voltage. Bypass with 1µF to V <sub>SS</sub> .
C5	V <sub>DDIO</sub>	—	—	—	—	—	—	GPIO Supply Voltage. Bypass with $1\mu$ F to V <sub>SS</sub> . This pin must be connected to the V <sub>DDA</sub> device pin at the PCB level.
D1	V <sub>DDA</sub>	_	_		_		_	Analog Supply Voltage. Bypass this pin to V <sub>SSA</sub> with 1µF. This pin must be connected to the V <sub>DDIO</sub> device pin at the PCB level.
C1	V <sub>SSA</sub>	_	_	_	_	_		Analog Ground
B5	V <sub>SS</sub>	_	_	_	_	_		Digital Ground
RESE	T AND CON	TROL						
B2	RSTN			_		_	_	Active-Low, External System Reset Input. The device remains in reset while this pin is in its active state. When the pin transitions to its inactive state, the device performs a system reset and begins execution. This pin has an internal pull-up, RPU_VDDIO, to the VDDIO supply.
CLOC	к	• 	• 	·	• 	• 	•	·

				FUNCTIO	N MODES			
PIN	NAME	Primary Signal (Default)	Alternat e Functio n 1	Alternat e Functio n 2	Alternat e Functio n3	Alternat e Functio n4	Alternat e Functio n5	FUNCTION
A1	32KOUT	_	_	_	—	_	_	32kHz Crystal Oscillator Output. Refer to the <u>MAX32662 User Guide</u> for determination of the required external stability capacitors.
B1	32KIN							32kHz Crystal Oscillator Input. Connect a 32kHz crystal between 32KIN and 32KOUT for RTC operation. Refer to the <u>MAX32662</u> <u>User Guide</u> for determination of the required external stability capacitors. Optionally, this pin can be configured as the input for an external CMOS- level clock source.
GPIO	AND ALTER	RNATE FUN		1	1	1	1	
C3	P0.0	P0.0	SWDIO	PT0B	TMR0C _OA	TMR1D _OA	ADC_T RIG_E	Serial-Wire Debug I/O; Pulse Train 0 Port Map B; TMR0 Output 32 Bits or Lower 16 Bits Port Map C; TMR1 Output 32 Bits or Lower 16 Bits Port Map D; ADC Trigger Input Port Map E
A3	P0.1	P0.1	SWDCL K	PT1B	TMR0C _IA	TMR1D _IA	_	Serial-Wire Debug Clock; Pulse Train 1 Port Map B; TMR0 Input 32 Bits or Lower 16 Bits Port Map C; TMR1 Input 32 Bits or Lower 16 Bits Port Map D
B3	P0.2	P0.2	SPI0A_ CITO	UART1 B_TX	TMR0C _IA	PT0D	I2S0E_ SDO	SPI0 Controller In Target Out Port Map A; UART1 Transmit Port Map B; TMR0 Input 32 Bits or Lower 16 Bits Port Map C; Pulse Train 0 Port Map D; I2S0 Serial Data Output Port Map E
A4	P0.3	P0.3	SPI0A_ COPI	UART1 B_RX	TMR0C _OA	PT1D	I2S0E_ SDI	SPI0 Controller Out Target In Port Map A; UART1 Receive Port Map B; TMR0 Output 32 Bits or Lower 16 Bits Port Map C; Pulse Train 1 Port Map D; I2S0 Serial Data Input Port Map E
A5	P0.4	P0.4	SPI0A_ SCK	UART1 B_CTS	TMR1C _IA	PT2D	I2S0E_ BCLK	SPI0 Serial Clock Port Map A; UART1 CTS Port Map B; TMR1 Input 32 Bits or Lower 16 Bits Port Map C; Pulse Train 2 Port Map D; I2S0 Bit Clock Port Map E
B4	P0.5	P0.5	SPI0A_ TS0	UART1 B_RTS	TMR1C _OA	PT3D	I2S0E_L RCLK	SPI0 Target Select 0 Port Map A; UART1 RTS Port Map B; TMR1 Output 32 Bits or Lower 16 Bits Port Map C; Pulse Train 3 Port Map D; I2S0 Left/Right Clock Port Map E
C4	P0.6	P0.6 (SCPBL default	I2C1A_ SCL	CAN0B_ RX	TMR2C _IA	HF_EXT _CLK	PT2E	I2C1 SCL Port Map A; CAN Receive Port Map B; TMR2 Input 32 Bits or Lower 16 Bits Port Map C; External Clock Input; Pulse Train 2 Port Map

				FUNCTIO	N MODES			
PIN	NAME	Primary Signal (Default)	Alternat e Functio n 1	Alternat e Functio n 2	Alternat e Functio n3	Alternat e Functio n4	Alternat e Functio n5	FUNCTION
		stimulus pin)						E. See <u>Bootloader Activation</u> for more information.
D5	P0.9	P0.9	I2C1A_ SDA	CAN0B_ TX	TMR2C _OA	ADC_T RIG_D	PT3E	I2C1 SDA Port Map A; CAN Transmit Port Map B; TMR2 Output 32 Bits or Lower 16 Bits Port Map C; ADC Trigger Input Port Map D; Pulse Train 3 Port Map E
D4	P0.10	P0.10	UART0 A_TX	SPI1B_ TS0	_	AIN3/AI N_C0_P /AIN_C1 _P	_	UART0 Transmit Port Map A; SPI1 Target Select 0 Port Map B; ADC Input 3/Comparator 0/1 Positive Input
D3	P0.11	P0.11	UART0 A_RX	SPI1B_ SCK	32KCAL	AIN2/AI N_C0_P /AIN_C1 _P	LP_EXT _CLK	UART0 Receive Port Map A; SPI1 Serial Clock Port Map B; 32.768kHz Calibration Output; ADC Input 2/Comparator 0/1 Positive Input; LPTMR0 External Clock Input
D2	P0.12	P0.12	I2C0A_ SCL	SPI1B_ COTI	LPTMR 0C_IA	AIN1/AI N_C0_N /AIN_C1 _N	LPTMR 0E_OA N	I2C0 SCL Port Map A; SPI1 Controller Out Target In Port Map B; LPTMR0 Input 32 Bits or Lower 16 Bits Port Map C; ADC Input 1/Comparator 0/1 Negative Input; LPTMR0 Inverted Output 32 Bits or Lower 16 Bits Port Map E
C2	P0.13	P0.13	I2C0A_ SDA	SPI1B_ CITO	LPTMR 0C_OA	AIN0/VR EF/AIN_ C0_N/AI N_C1_N		I2C0 SDA Port Map A; SPI1 Controller In Target Out Port Map B; LPTMR0 Output 32 Bits or Lower 16 Bits Port Map C; ADC Input 0/Comparator 0/1 Negative Input; ADC Reference. When used as V <sub>REF</sub> for the ADC, requires 1µF bypass to V <sub>SSA</sub> and AIN0 is not available.

MAX32662

MAX32662

Arm Cortex-M4 Processor with FPU-Based Microcontroller (MCU) with 256KB Flash and 80KB SRAM

## Pin Configuration – 32 TQFN



## **Pin Descriptions – 32 TQFN**

				FUNCTIC	N MODES			
PIN	NAME	Primary Signal (Default)	Alternate Function 1	Alternate Function 2	Alternate Function 3	Alternate Function 4	Alternate Function 5	FUNCTION
POW	ER							
1	V <sub>CORE</sub>	—	—	—	—	—	—	Digital Supply Voltage. Bypass with $1\mu F$ to $V_{SS}$ .
13	V <sub>DDIO</sub>	_	—	—	—	—	—	GPIO Supply Voltage. Bypass with $1\mu$ F to V <sub>SS</sub> . This pin must be connected to the V <sub>DDA</sub>
								device pin at the PCB level.
28	V <sub>DDA</sub>	_	—	—	_	_	_	Analog Supply Voltage. This pin must be connected to the V <sub>DDIO</sub>
								device pin at the PCB level. Bypass this pin to V <sub>SSA</sub> with
								1µF.
29	V <sub>SSA</sub>	—	—	—			—	Analog Ground
12, 30	V <sub>SS</sub>	—	—	—		—	—	Digital Ground
EP	V <sub>SS</sub>	_	_	_	_	_	_	Digital Ground. Exposed pad. This pad must be connected to $V_{SS}$ . Refer to the <u>MAX32662</u> <u>User Guide</u> for additional information.
RESE	T AND CON	TROL						
25	RSTN		_	_	_	_	_	Active-Low, External System Reset Input. The device remains in reset while this pin is in its active state. When the pin transitions to its inactive state,

				FUNCTIC				
PIN	NAME	Primary Signal (Default)	Alternate Function 1	Alternate Function 2	Alternate Function 3	Alternate Function 4	Alternate Function 5	FUNCTION
CLOO	.k							the device performs a system reset and begins execution. This pin has an internal pull-up, R <sub>PU_VDDIO</sub> , to the V <sub>DDIO</sub> supply.
32	32KOUT	_	_	_	_	_	_	32kHz Crystal Oscillator Output. Refer to the <u>MAX32662 User</u> <u>Guide</u> for determination of the required external stability capacitors.
31	32KIN		_	_		_		32kHz Crystal Oscillator Input. Connect a 32kHz crystal between 32KIN and 32KOUT for RTC operation. Refer to the <u>MAX32662 User Guide</u> for determination of the required external stability capacitors. Optionally, this pin can be configured as the input for an external CMOS-level clock source.
26	HFXIN		_	_		_		High-Frequency Crystal Oscillator Input. Connect a crystal between HFXIN and HFXOUT. Refer to the <u>MAX32662 User Guide</u> for determination of the required external stability capacitors. Optionally, this pin can be configured as the input for an external square-wave source.
27	HFXOUT		_	_	_	_	_	High-Frequency Crystal Oscillator Output. Connect a crystal between HFXIN and HFXOUT. Refer to the <u>MAX32662 User Guide</u> for determination of the required external stability capacitors.
	AND ALTER	1						
3	P0.0	P0.0	SWDIO	PT0B	TMR0C_ OA	TMR1D_ OA	ADC_TRI G_E	Serial Wire Debug I/O; Pulse Train 0 Port Map B; TMR0 Output 32 Bits or Lower 16 Bits Port Map C; TMR1 Output 32 Bits or Lower 16 Bits Port Map D; ADC Trigger Input Port Map E
4	P0.1	P0.1	SWDCLK	PT1B	TMR0C_I A	TMR1D_I A	_	Serial Wire Debug Clock; Pulse Train 1 Port Map B; TMR0 Input 32 Bits or Lower 16 Bits Port Map C; TMR1 Input 32 Bits or Lower 16 Bits Port Map D

MAX32662

				FUNCTIC	N MODES			
PIN	NAME	Primary Signal (Default)	Alternate Function 1	Alternate Function 2	Alternate Function 3	Alternate Function 4	Alternate Function 5	FUNCTION
5	P0.2	P0.2	SPI0A_CI TO	UART1B_ TX	TMR0C_I A	PT0D	I2S0E_S DO	SPI0 Controller In Target Out Port Map A; UART1 Transmit Port Map B; TMR0 Input 32 Bits or Lower 16 Bits Port Map C; Pulse Train 0 Port Map D; I2S0 Serial Data Output Port Map E
6	P0.3	P0.3	SPI0A_C OTI	UART1B_ RX	TMR0C_ OA	PT1D	I2S0E_S DI	SPI0 Controller Out Target In Port Map A; UART1 Receive Port Map B; TMR0 Output 32 Bits or Lower 16 Bits Port Map C; Pulse Train 1 Port Map D; I2S0 Serial Data Input Port Map E
7	P0.4	P0.4	SPI0A_S CK	UART1B_ CTS	TMR1C_I A	PT2D	I2S0E_B CLK	SPI0 Serial Clock Port Map A; UART1 CTS Port Map B; TMR1 Input 32 Bits or Lower 16 Bits Port Map C; Pulse Train 2 Port Map D; I2S0 Bit Clock Port Map E
10	P0.5	P0.5	SPIOA_T S0	UART1B_ RTS	TMR1C_ OA	PT3D	I2S0E_L RCLK	SPI0 Target Select 0 Port Map A; UART1 RTS Port Map B; TMR1 Output 32 Bits or Lower 16 Bits Port Map C; Pulse Train 3 Port Map D; I2S0 Left/Right Clock Port Map E
11	P0.6	P0.6 (SCPBL default stimulus pin)	I2C1A_S CL	CAN0B_ RX	TMR2C_I A	HF_EXT_ CLK	PT2E	I2C1 SCL Port Map A; CAN Receive Port Map B; TMR2 Input 32 Bits or Lower 16 Bits Port Map C; External Clock Input; Pulse Train 2 Port Map E. See <u>Bootloader Activation</u> for more information.
14	P0.7	P0.7	SPI1A_CI TO	UART0B_ CTS	TMR2C_I A	UART0D _RX	_	SPI1 Controller In Target Out Port Map A; UART0 CTS Port Map B; TMR2 Input 32 Bits or Lower 16 Bits Port Map C; UART0 Receive Port Map D
15	P0.8	P0.8	SPI1A_C OTI	UART0B_ RTS	TMR2C_ OA	UARTOD _TX		SPI1 Controller Out Target In Port Map A; UART0 RTS Port Map B; TMR2 Output 32 Bits or Lower 16 Bits Port Map C; UART0 Transmit Port Map D
18	P0.9	P0.9	I2C1A_S DA	CAN0B_T X	TMR2C_ OA	ADC_TRI G_D	PT3E	I2C1 SDA Port Map A; CAN Transmit Port Map B; TMR2 Output 32 Bits or Lower 16 Bits Port Map C; ADC Trigger Input Port Map D; Pulse Train 3 Port Map E
21	P0.10	P0.10	UART0A_ TX	SPI1B_T S0		AIN3/AIN _C0_P/AI N_C1_P		UART0 Transmit Port Map A; SPI1 Target Select 0 Port Map B; ADC Input 3/Comparator 0/1 Positive Input

				FUNCTIO	N MODES			
PIN	NAME	Primary Signal (Default)	Alternate Function 1	Alternate Function 2	Alternate Function 3	Alternate Function 4	Alternate Function 5	FUNCTION
22	P0.11	P0.11	UART0A_ RX	SPI1B_S CK	32KCAL	AIN2/AIN _C0_P/AI N_C1_P	LP_EXT_ CLK	UART0 Receive Port Map A; SPI1 Serial Clock Port Map B; 32.768kHz Calibration Output; ADC Input 2/Comparator 0/1 Positive Input; LPTMR0 External Clock Input
23	P0.12	P0.12	I2C0A_S CL	SPI1B_C OTI	LPTMR0 C_IA	AIN1/AIN _C0_N/AI N_C1_N	LPTMR0 E_OAN	I2C0 SCL Port Map A; SPI1 Controller Out Target In Port Map B; LPTMR0 Input 32 Bits or Lower 16 Bits Port Map C; ADC Input 1/Comparator 0/1 Negative Input; LPTMR0 Inverted Output 32 Bits or Lower 16 Bits Port Map E
24	P0.13	P0.13	I2C0A_S DA	SPI1B_CI TO	LPTMR0 C_OA	AIN0/VR EF/AIN_C 0_N/AIN_ C1_N	_	I2C0 SDA Port Map A; SPI1 Controller In Target Out Port Map B; LPTMR0 Output 32 Bits or Lower 16 Bits Port Map C; ADC Input 0/Comparator 0/1 Negative Input; When used as $V_{REF}$ for the ADC, requires 1µF bypass to $V_{SSA}$ and AIN0 is not available.
2	P0.14	P0.14	PT0A	_	_	_	_	Pulse Train 0 Port Map A
8	P0.15	P0.15	PT1A	CAN0B_ RX	TMR2C_I A	TMR0D_I A	_	Pulse Train 1 Port Map A; CAN Receive Port Map B; TMR2 Input 32 Bits or Lower 16 Bits Port Map C; TMR0 Input 32 Bits or Lower 16 Bits Port Map D
9	P0.16	P0.16	PT2A	CAN0B_T X	TMR2C_ OA	TMR0D_ OA		Pulse Train 2 Port Map A; CAN Transmit Port Map B; TMR2 Output 32 Bits or Lower 16 Bits Port Map C; TMR0 Output 32 Bits or Lower 16 Bits Port Map D
16	P0.17	P0.17	SPI1A_S CK	_	ADC_TRI G_C	UART0D _CTS	—	SPI1 Serial Clock Port Map A; ADC Trigger Input Port Map C; UART0 CTS Port Map D
17	P0.18	P0.18	SPI1A_T S0	_	_	UART0D _RTS	_	SPI1 Target Select 0 Port Map A; UART0 RTS Port Map D
19	P0.19	P0.19	UART0A_ RTS		TMR1C_I A		_	UART0 RTS Port Map A; TMR1 Input 32 Bits or Lower 16 Bits Port Map C
20	P0.20	P0.20	UART0A_ CTS	—	TMR1C_ OA	—	—	UART0 CTS Port Map A; TMR1 Output 32 Bits or Lower 16 Bits Port Map C

## **Detailed Description**

The device features five powerful and flexible power modes, and can operate from a single-supply battery or a dualsupply provided by a PMIC. The I<sup>2</sup>C ports support Standard-mode, Fast-mode, Fast-mode Plus, and High-speed modes, operating up to 3400kbps. The SPI ports can run up to 50MHz in both controller and peripheral mode. The 12-bit SAR ADC provides an integrated reference generator and a single-ended input multiplexer. The integrated CAN 2.0B interface is compliant with Bosch CAN 2.0B specification (2.0B Active) according to ISO 11898-1. Three general-purpose 32-bit timers, one low-power 32-bit timer, one windowed watchdog timer, and a real-time clock (RTC) are also provided. An I<sup>2</sup>S interface provides digital audio streaming to a codec. An Elliptic Curve Digital Signature Algorithm (ECDSA)-based cryptographic secure bootloader is available in ROM.

#### Arm Cortex-M4 Processor with FPU Engine

The Arm Cortex-M4 with FPU processor combines high-efficiency signal processing functionality with low power, low cost, and ease of use.

The Arm Cortex-M4 with FPU DSP supports single instruction, multiple data (SIMD) path DSP extensions, providing:

- Four parallel 8-bit add/sub
- Floating point single precision
- Two parallel 16-bit add/sub
- Two parallel MACs
- 32- or 64-bit accumulate
- Signed, unsigned, data with or without saturation

#### Memory

#### **Internal Flash Memory**

The 256KB internal flash memory provides nonvolatile storage of program and data memory.

#### Internal SRAM

The internal 80KB SRAM provides low-power retention of application information in all power modes except STORAGE. The SRAM can be divided into granular banks that create a flexible SRAM retention architecture. This data retention feature is optional and is configurable. This granularity allows the application to minimize its power consumption by only retaining the essential data.

#### **Clocking Scheme**

The internal primary oscillator (IPO) operates at a nominal frequency of 100MHz. Optionally, the software can select one of five other oscillators depending upon power needs:

- 80kHz oscillator (INRO)
- 32.768kHz oscillator (external crystal required) (ERTCO)
- 7.3728MHz oscillator (IBRO)
- 16MHz–32MHz oscillator (external crystal required) (ERFO)
- External square-wave clocks up to 50MHz

This IPO is the primary clock source for digital logic and peripherals. An external 32.768kHz timebase is required when using the RTC. A separate external square-wave clock can be used as a source for LPTMR0 in the always-ON domain.



Figure 6. Clocking Scheme Diagram

#### **General-Purpose I/O and Special Function Pins**

Most general-purpose I/O (GPIO) pins share both a firmware-controlled I/O function and one or more special function signals associated with peripheral modules. Software can individually enable pins for GPIO or peripheral special function use. Configuring a pin as a special function supersedes its use as a software-controlled I/O. Multiplexing between peripheral and GPIO functions is usually static but can also be done dynamically by software. The electrical characteristics of a GPIO pin are identical whether the pin is configured as an I/O or special function, except where explicitly noted in the *Electrical Characteristics* tables.

In GPIO mode, each pin of a port has an interrupt function that can be independently enabled by software and configured as a level- or edge-sensitive interrupt. All GPIOs share the same interrupt vector. Some packages do not have all of the GPIOs available.

When configured as GPIOs, the following features are provided. These features can be independently enabled or disabled on a per-pin basis.

- Configurable as input, output, bidirectional, or high-impedance
- Optional internal pull-up resistor or internal pull-down resistor when configured as input
- Exit from low-power modes on rising or falling edge
- Selectable standard- or high-drive modes

The MAX32662 provides up to 21 GPIOs for the 32-pin TQFN.

#### **Standard DMA Controller**

The standard direct memory access (DMA) controller provides a means to offload the CPU for memory/peripheral data transfer leading to a more power-efficient system. It allows automatic one-way data transfer between two entities. These entities can be either memories or peripherals. The transfers are done without using CPU resources. The DMA peripheral supports the following features:

- 4 channel
- Peripheral to SRAM transfer
- SRAM to peripheral transfer
- SRAM to SRAM transfer
- Event support
- All DMA transactions consist of an AHB burst read into the DMA FIFO followed immediately by an AHB burst write from the FIFO.

#### **Power Management**

#### **Power Management Unit**

The power management unit (PMU) provides the optimal mix of high-performance and low-power consumption. It exercises intelligent, precise control of power distribution to the CPU and peripheral circuitry.

The PMU provides the following features:

- User-configurable system clock
- Automatic enabling and disabling of crystal oscillators based on power mode
- Multiple clock domains
- Unused peripherals can be selectively powered down
- Fast wake up of powered-down peripherals when activity detected

#### **Operating Modes**

#### ACTIVE

In this mode, the CPU executes software, and all digital and analog peripherals are available on demand. Dynamic clocking disables local clocks in peripherals that are not in use. This mode corresponds to the Arm Cortex-M4 processor with FPU ACTIVE mode.

#### SLEEP

This mode allows for lower power consumption operations than ACTIVE mode. The CPU is asleep, peripherals are on, and the standard DMA block is available. The GPIO or any active peripheral can be configured to interrupt and cause a transition to ACTIVE mode. This mode corresponds to the Arm Cortex-M4 processor's SLEEP mode.

#### DEEPSLEEP

In this mode, CPU and critical peripheral configuration settings and all volatile memory is preserved.

The device status is as follows:

- The CPU is powered down. System state and all SRAM is retained.
- The GPIO pins retain their state.
- The transition from DEEPSLEEP to ACTIVE mode is faster than the transition from BACKUP mode because system initialization is not required.
- The system oscillators are all disabled to provide additional power savings over SLEEP mode.
- The LPTMR0 can be active and is an optional wake-up source.

This mode corresponds to the Arm Cortex-M4 processor's DEEPSLEEP mode.

#### BACKUP

This mode places the CPU in a static, low-power state. The BACKUP mode supports the same wake-up sources as DEEPSLEEP mode.

The device status is as follows:

- CPU is powered down.
- SRAM retention as per <u>Table 1</u>.
- LPTMR0 can be active and is an optional wake-up source.

## Table 1. BACKUP Mode SRAM Retention

SRAM BLOCK	SRAM SIZE	RETAINED SRAM
SYSRAM0	20KB	17КВ
SYSRAM1	20KB	18KB
SYSRAM2	20KB	19KB
SYSRAM3	20KB	20KB

**Note:** The boot ROM uses certain ranges of system RAM during a system reset, watchdog timer reset, an external reset, and an exit from BACKUP. The device uses this RAM to perform system checks. As a result, not all of each RAM can be retained during an exit from BACKUP. Refer to the <u>MAX32662 User Guide</u> for additional details.

#### STORAGE

The device status is as follows:

- The CPU is powered off.
- All peripherals are powered off.
- Wake up from GPIO interrupt.
- The RTC can be enabled by software before entering STORAGE mode.
- No SRAM retention.

#### Wake-Up Sources

The wake-up sources from the SLEEP, DEEPSLEEP, BACKUP, and STORAGE modes are summarized in Table 2.

#### Table 2.Wake-Up Sources

OPERATING MODE	WAKE-UP SOURCE					
SLEEP	Interrupts (GPIO or any active peripheral), RSTN assertion					
DEEPSLEEP	Interrupts (RTC, GPIO), RSTN assertion, LPTMR0					
BACKUP	Interrupts (RTC, GPIO), RSTN assertion, LPTMR0					
STORAGE	Interrupts (RTC, GPIO), RSTN assertion					

#### **Real-Time Clock (RTC)**

An RTC keeps the time of day in absolute seconds. The 32-bit seconds register can count up to approximately 136 years and be translated to calendar format by application software.

The RTC provides a time-of-day alarm programmed by software to any future value between 1 second and 12 days. When configured for long intervals, the time-of-day alarm can be used as a power-saving timer, allowing the device to remain in an extremely low-power mode but still awaken periodically to perform assigned tasks. Software can program a second independent 32-bit 1/4096 sub-second alarm between 244µs and 12 days. Both can be configured as recurring alarms. When enabled, either alarm can cause an interrupt or wake the device from most low-power modes.

The time base is generated by a 32.768kHz crystal or an external clock source that must meet the electrical/timing requirements in the *Electrical Characteristics* table.

An RTC calibration feature allows the software to compensate for minor variations in the RTC oscillator, crystal, temperature, and board layout. Enabling the 32KCAL alternate function outputs a timing signal derived from the RTC. External hardware can measure the frequency and adjust the RTC frequency in increments of ±127ppm with a 1ppm resolution. Under most circumstances, the oscillator does not require any calibration.

#### Windowed Watchdog Timer (WDT)

Microcontrollers are often used in harsh environments where electrical noise and electromagnetic interference (EMI) are abundant. Without proper safeguards, these hazards can disturb device operation and corrupt program execution. One of the most effective countermeasures is the WDT, which detects runaway code or system unresponsiveness.

The WDT is a 32-bit, free-running counter with a configurable prescaler. When enabled, the WDT must be periodically reset by the application software. Failure to reset the WDT within the user-configurable timeout period indicates that the application software is not operating correctly and results in a WDT timeout. A WDT timeout can trigger an interrupt, system reset, or both. Either response forces the instruction pointer to a known good location before resuming instruction execution. The windowed timeout period feature provides more detailed monitoring of system operation, requiring the WDT to be reset within a specific time window.

The WDT supports multiple clock options:

- IPO
- ERFO (external crystal required)
- IBRO
- INRO
- ERTCO (external crystal required)
- External clock input
- Peripheral clock (PCLK)

#### 32-Bit Timer/Counter/PWM

General-purpose, 32-bit timers provide timing, capture/compare, or generate pulse-width modulated (PWM) signals with minimal software interaction.

The timer provides the following features:

- 32-bit up/down auto-reload
- Programmable prescaler
- PWM output generation
- Capture, compare, and capture/compare capability
- External pin multiplexed with GPIO for timer input, clock gating, or capture
- Timer output pin
- TMR0-TMR3 configurable as 2 × 16-bit general-purpose timers
- Timer interrupt

I/O functionality is supported for all of the timers. Note that the function of a port can be multiplexed with other functions on the GPIO pins, so it might not be possible to use all the ports depending on the device configuration. See <u>Table 3</u> for individual timer features.

	32-	DUAL	NODE		CLOCK SOURCE						
INSTANCE	BIT	16- BIT	MODE	PCLK	IBRO	ERFO	INRO	ERTCO	HF_EXT_CLK	LP_EXT_CLK	
TMR0	Yes	Yes	ACTIVE	Yes	Yes	Yes	No	No	Yes	No	
TMR1	Yes	Yes	ACTIVE	Yes	Yes	Yes	No	No	Yes	No	
TMR2	Yes	Yes	ACTIVE	Yes	Yes	Yes	No	No	Yes	No	
LPTMR0	Yes	No	ACTIVE/SLEEP/ DEEPSLEEP/ BACKUP	Yes	No	No	Yes	Yes	No	Yes	

## Table 3. Timer Configuration Options

## Serial Peripherals

#### Controller Area Network (CAN) 2.0B

The integrated CAN 2.0B interface is compliant with the Bosch CAN 2.0B (active) specification according to ISO 11898-1.

The following are the key features of the interface:

- Compliant with ISO 11898-1:2015 specification
- Supports up to 8-byte data frame
- Selectable ID type
  - 11-bit standard ID
  - 11-bit standard ID + 18-bit extended ID
- Selectable frame type.
  - Data frame (remote transmission request (RTR) = 0)
  - Remote frame (RTR = 1)
- Hardware message filtering (dual/single filters)
- DMA support for transmit and receive
- 128-byte transmit buffer and 256-byte receive buffer
- Overload frame is generated on a FIFO overflow
- Protocol exception event detection
- Normal and Listen Only modes supported
- Transmitter delay compensation up to 3 data bits long
- Single-shot transmission
- Readable error counters

- Last error code
- Sleep mode and wake-up unit

#### I<sup>2</sup>C Interface

The I<sup>2</sup>C interface is a bidirectional, two-wire serial bus that provides a medium-speed communications network. It can operate as a one-to-one, one-to-many, or many-to-many communications medium. These engines support Standard-mode, Fast-mode, Fast-mode Plus, and High-speed mode I<sup>2</sup>C speeds.

The I<sup>2</sup>C interface provides the following features:

- Controller or Target mode operation
  - · Supports up to four different addresses in Target mode
- Supports standard 7-bit addressing or 10-bit addressing
- RESTART condition
- Interactive receive mode
- Transmit FIFO preloading
- Support for clock stretching to allow slower target devices to operate on higher speed busses
- Multiple transfer rates
  - Standard-mode: 100kbps
  - Fast-mode: 400kbps
  - Fast-mode Plus: 1000kbps
  - High-speed mode: 3400kbps
- Internal filter to reject noise spikes
- 8-byte receive FIFO
- 8-byte transmit FIFO

#### Serial Peripheral Interface (SPI)

The SPI is a highly configurable, flexible, and efficient synchronous interface between multiple SPI devices on a single bus. The bus uses a single clock signal and multiple data signals and one or more target select lines to address only the intended target device. The SPI operates independently and requires minimal processor overhead.

The provided SPI peripherals can operate in either target or controller mode and provide the following features:

- SPI modes 0, 1, 2, and 3 for single-bit communication
- 3- or 4-wire mode for single-bit target device communication
- · Full-duplex operation in single-bit, 4-wire mode
- Multicontroller mode fault detection
- Programmable interface timing
- Programmable SCK frequency and duty cycle
- 32-byte transmit FIFO
- 32-byte receive FIFO
- Target select assertion and deassertion timing relative to leading/trailing SCK edge

See <u>Table 4</u> for configuration options.

INSTANCE	INTERFACE FORMAT	TARGET SELECT LINES	MAXIMUM FREQUENCY (CONTROLLER MODE) (MHz)	MAXIMUM FREQUENCY (TARGET MODE) (MHz)
SPI0	3 wire, 4 wire	1	50	50
SPI1	3 wire, 4 wire	1	50	50

## Table 4. SPI Configuration Options

#### I<sup>2</sup>S Interface

The I<sup>2</sup>S interface is a bidirectional, 4-wire serial bus that provides serial communications for codecs and audio amplifiers compliant with the I<sup>2</sup>S Bus Specification, June 5, 1996.

The I<sup>2</sup>S interface provides the following features:

- Controller and Target mode operation
- Support for four channels
- 8-, 16-, 24-, and 32-bit frames
- Receive and transmit DMA support
- Wake-up on FIFO status (full/empty/threshold)
- Pulse density modulation support for the receive channel
- Word select polarity control
- First-bit position selection
- Interrupts generated for FIFO status
- 32-byte receive FIFO
- 32-byte transmit FIFO

#### Universal Asynchronous Receiver Transmitter (UART) Interface

The UART interface supports full-duplex asynchronous communication with optional hardware flow control (HFC) modes to prevent data overruns. If HFC mode is enabled on a given port, the system uses two extra pins to implement the industry-standard request-to-send (RTS) and clear-to-send (CTS) flow control signaling. Each UART is individually programmable.

- 2-wire interface or 4-wire interface with flow control
- 8-byte receive FIFO
- 8-byte transmit FIFO
- Full-duplex operation for asynchronous data transfers
- Interrupts available for:
  - Frame error
  - Parity error
  - CTS
  - Receive FIFO overrun
  - FIFO full/partially full conditions
- Automatic parity and frame error detection
- Independent baud-rate generator
- Programmable 9th-bit parity support
- Multidrop support
- Start/stop bit support
- Hardware flow control using RTS/CTS
- Two DMA channels can be connected (read and write FIFOs)
- Programmable word size (5 bits to 8 bits)

See <u>*Table 5*</u> for configuration options.

INCTANCE	PAC	KAGE	MODE			CL	оск ѕои	RCES	
INSTANCE	20 WLP	32 TQFN	MODE	PCLK	IBRO	ERFO	INRO	ERTCO	HF_EXT_CLK
UART0	4 wire	4 wire	ACTIVE	Yes	Yes	Yes	No	No	Yes
UART1	2 wire	4 wire	ACTIVE	Yes	Yes	Yes	No	No	Yes

## Table 5. UART Configuration Options

#### Analog-to-Digital Converter (ADC)

The 12-bit SAR ADC provides an integrated reference generator and a single-ended input multiplexer. The multiplexer selects an input channel from one of the four external analog alternate function input signals (AIN0–AIN3) and the internal power supply inputs.

The reference for the ADC can be:

- External alternate function V<sub>REF</sub> input shared with AIN0, AIN\_C0\_N1, and AIN\_C1\_N1.
- Internal 1.25V
- Internal 2.048V

The ADC measures the following voltages:

- AIN[3:0] up to V<sub>DDIO</sub>
- V<sub>DDIO</sub> ÷ 4
- V<sub>CORE</sub>
- V<sub>DDA</sub> ÷ 2
- V<sub>SSA</sub>

## Security

#### AES

The dedicated hardware-based AES engine supports the following algorithms:

- AES-128
- AES-192
- AES-256

The AES keys are generated by the TRNG and the application software can store the keys in secure NV memory.

#### True Random Number Generator (TRNG)

Random numbers are a vital part of a secure application. They are used as cryptographic seeds or to create strong encryption keys to ensure data privacy. Software can use random numbers to trigger asynchronous events that cause nondeterministic behavior. This helps thwart replay or key search attacks.

The TRNG is continuously fed by a physically-unpredictable, high-entropy source. It generates a 128-bit true random number in 128 system clock cycles.

The TRNG can support the system-level validation of many security standards.

#### **CRC Module**

A cyclic redundancy check (CRC) hardware module provides fast calculations and data integrity checks by application software. The CRC polynomial is programmable to support custom CRC algorithms as well as the common algorithms shown in <u>Table 6</u>.

ALGORITHM	POLYNOMIAL EXPRESSION
CRC-32-ETHERNET	$x^{32} + x^{26} + x^{23} + x^{22} + x^{16} + x^{12} + x^{11} + x^{10} + x^8 + x^7 + x^5 + x^4 + x^2 + x^1 + x^0$
CRC-CCITT	$x^{16} + x^{12} + x^5 + x^0$
CRC-16	$x^{16} + x^{15} + x^2 + x^0$
USB DATA	$x^{16} + x^{15} + x^2 + x^0$
PARITY	x <sup>1</sup> + x <sup>0</sup>

## Table 6. Common CRC Polynomials

#### **Root of Trust**

On devices that support SCPBL, the root of trust starts with trusted software and the microcontroller's complement of security features. Communications between a host and the device must be secure and authenticated, and program integrity must be verified each time before execution to ensure the device's trustworthiness. The device's root of trust is based on a secret Analog Devices root verification key and a signed customer verification key (CVK). Customers submit their public CVK, which is then signed, and a certificate is sent back to the customer. This process is quick and required only once, before the software is released for the first time, and is unnecessary during the software development. A customer can then load their own key and download their signed binary executable code.

#### Secure Communications Protocol Bootloader (SCPBL)

On devices that support SCPBL, communication between a host system and the device uses a system of ECDSA-256 digitally signed packets. This guarantees the integrity and authenticity of all communication before executing configuration commands and the loading or verification of program memory. One or more serial interfaces are available for communication. This also enables the assembly and programming of the customer's final product by third-party assembly houses without the required cost and complexity of ensuring that the assembly house implements and maintains a secure production facility. It also allows for in-field software upgrades to deployed products, thus eliminating the costly need to return a product to the manufacturer for any software changes.

The serial interfaces available for SCPBL communication are shown in <u>Table 7</u>. Following any reset or exit from certain low-power modes, the device tests the assigned stimulus pin and, if active, begins an SCPBL session. The stimulus pin can be reassigned once an SCPBL session begins. The host can disable the bootloader interface before deployment to prevent any changes to program memory.

See the Ordering Information table for availability.

#### Secure Boot

On devices that support SCPBL, following every reset, the device performs a secure boot to confirm the root of trust has not been compromised. The secure boot verifies the digital signature of the program memory to confirm it has not been modified or corrupted, ensuring the trustworthiness of the application software. Failure to verify the digital signature transitions the device to safe mode, which prevents execution of the customer code. If not previously deactivated, the bootloader can be reactivated and a new, trusted program memory loaded.

#### **Debug and Development Interface**

The serial wire debug (SWD) interface is used for code loading and in-circuit emulator (ICE) debug activities.

#### Additional Documentation

Designers must have the following documents to use all the features of this device:

- This data sheet, which contains electrical/timing specifications, package information, and pin descriptions
- The corresponding revision-specific errata sheet
- The corresponding <u>MAX32662 User Guide</u>, which contains detailed information and programming guidelines for core features and peripherals

## **Applications Information**

#### **Bootloader Activation**

The SCPBL can use the interfaces shown in <u>Table 7</u>.

#### Table 7. Bootloader Activation Summary

	BOOTLOADER INTERFACE			
PART NUMBER	UART0	DEFAULT STIMULUS PIN		
All versions	UART0_RX UART0_TX RSTN	P0.6 (active low)		

On devices that support SCPBL, the SCPBL is activated following any reset or exiting certain low-power modes if the assigned stimulus pin is asserted. The design must ensure that the desired bootloader interface and stimulus pin is accessible by the host or the SCPBL cannot be activated. A different stimulus pin may be assigned once an SCPBL session has been started. The stimulus pin must be driven externally to a known state at all times.

The RSTN signal must also be accessible by the host for initial synchronization with the SCPBL.

#### **Bypass Capacitors**

The proper use of bypass capacitors reduces noise generated by the IC into the ground plane. The <u>Pin Descriptions</u> indicate which pins should be connected to bypass capacitors and the appropriate ground plane.

It is recommended that one instance of a bypass capacitor should be connected to each pin/ball of the IC package. For example, if the <u>Pin Descriptions</u> show four device pins associated with voltage supply A, a separate capacitor should be connected to each pin for a total of four capacitors.

Place capacitors as close as possible to their corresponding device pins. When more than one value of capacitor is recommended per pin, the capacitors should be placed in parallel starting with the lowest value capacitor closest to the pin.

## Typical Fixed Current Consumption Temperature Variance Single-Supply ACTIVE Mode f<sub>SYS\_OSC</sub> = IPO

## Table 8. Single-Supply Operation Fixed V<sub>DDIO</sub> Current Consumption ACTIVE Mode f<sub>SYS OSC</sub> = IPO

	0/415.01				1	TYPICA	L		
PARAMETER	SYMBOL	COMMON CONDITIONS	CONDITIONS	-40°C	25°C	55°C	85°C	105°C	UNITS
		Fixed, IPO enabled, total	PWRSEQ_LPC TRL.ovr = 0b10, internal regulator set to 1.1V	595	685	835	1155	1310	μA
	IDD_FACTS	current into $V_{DDIO}$ and $V_{DDA}$ pins, $V_{DDIO} = 3.3V$ , CPU in ACTIVE mode 0MHz execution, inputs tied to $V_{SS}$ or $V_{DDIO}$ , outputs source/sink 0mA	PWRSEQ_LPC TRL.ovr = 0b01, internal regulator set to 1.0V	505	585	705	940	1100	μΑ
V <sub>DDIO</sub> Current,			PWRSEQ_LPC TRL.ovr = 0b00, internal regulator set to 0.9V	440	510	610	805	945	μA
ACTIVE Mode		Fixed, IPO enabled, total current into $V_{DDIO}$ and $V_{DDA}$ pins, $V_{DDIO} = 1.8V$ , CPU in ACTIVE mode 0MHz execution, inputs tied to $V_{SS}$ or $V_{DDIO}$ , outputs source/sink 0mA	PWRSEQ_LPC TRL.ovr = 0b10, internal regulator set to 1.1V	575	665	810	1090	1285	μA
			PWRSEQ_LPC TRL.ovr = 0b01, internal regulator set to 1.0V	490	565	685	915	1075	μA
			PWRSEQ_LPC TRL.ovr = 0b00, internal regulator set to 0.9V	425	490	590	780	920	μΑ

## Single-Supply SLEEP Mode f<sub>SYS\_OSC</sub> = IPO

## Table 9. Single-Supply Operation Fixed V<sub>DDIO</sub> Current Consumption SLEEP Mode f<sub>SYS\_OSC</sub> = IPO

PARAMETER	SYMBOL	COMMON	CONDITIONS		•	ΓΥΡΙCΑΙ	_		
PARAMETER	SYMBOL	CONDITIONS	CONDITIONS	-40°C	25°C	55°C	85°C	105°C	UNITS
		Fixed, IPO enabled, total current into	PWRSEQ_LPCT RL.ovr = 0b10, internal regulator set to 1.1V	595	685	835	1155	1310	μA
		V <sub>DDIO</sub> and V <sub>DDA</sub> pins, V <sub>DDIO</sub> = 3.3V, CPU in SLEEP mode, inputs tied to V <sub>SS</sub> or	PWRSEQ_LPCT RL.ovr = 0b01, internal regulator set to 1.0V	505	585	705	940	1100	μA
V <sub>DDIO</sub>		V <sub>DDIO,</sub> outputs source/sink 0mA	PWRSEQ_LPCT RL.ovr = 0b00, internal regulator set to 0.9V	440	510	610	805	945	μΑ
SLEEP Mode		Fixed, IPO enabled, total current into	PWRSEQ_LPCT RL.ovr = 0b10, internal regulator set to 1.1V	575	665	810	1090	1285	μΑ
		V <sub>DDIO</sub> and V <sub>DDA</sub> pins, V <sub>DDIO</sub> = 1.8V, CPU in SLEEP mode, inputs tied to V <sub>SS</sub> or	PWRSEQ_LPCT RL.ovr = 0b01, internal regulator set to 1.0V	490	565	685	915	1075	μΑ
		V <sub>DDIO,</sub> outputs source/sink 0mA	PWRSEQ_LPCT RL.ovr = 0b00, internal regulator set to 0.9V	425	490	590	780	920	μA

## Single-Supply ACTIVE Mode f<sub>SYS\_OSC</sub> = IBRO

## Table 10. Single-Supply Operation Fixed V<sub>DDIO</sub> Current Consumption ACTIVE Mode f<sub>SYS OSC</sub> = IBRO

	0)///2001	COMMON			•	TYPICAI	-		
PARAMETER	SYMBOL	CONDITIONS	CONDITIONS	-40°C	25°C	55°C	85°C	105°C	UNITS
		Fixed, IBRO enabled, total current into V <sub>DDIO</sub>	PWRSEQ_LPC TRL.ovr = 0b10, internal regulator set to 1.1V	210	280	410	675	865	μA
V <sub>DDIO</sub> Current, ACTIVE Mode		and V <sub>DDA</sub> pins, V <sub>DDIO</sub> = 3.3V, CPU in ACTIVE mode 0MHz execution, inputs tied to V <sub>SS</sub> or V <sub>DDIO</sub> , outputs source/sink 0mA	PWRSEQ_LPC TRL.ovr = 0b01, internal regulator set to 1.0V	200	255	360	575	735	μA
			PWRSEQ_LPC TRL.ovr = 0b00, internal regulator set to 0.9V	190	230	320	500	635	μA
	'DDIO_FACTS		PWRSEQ_LPC TRL.ovr = 0b10, internal regulator set to 1.1V	185	255	385	645	835	μA
	1.8V, CPU in ACTIVE	and V <sub>DDA</sub> pins, V <sub>DDIO</sub> = 1.8V, CPU in ACTIVE mode 0MHz execution, inputs tied to V <sub>SS</sub> or	PWRSEQ_LPC TRL.ovr = 0b01, internal regulator set to 1.0V	175	230	335	550	705	μA
		'	PWRSEQ_LPC TRL.ovr = 0b00, internal regulator set to 0.9V	170	210	295	470	605	μΑ

MAX32662

## Single-Supply SLEEP Mode f<sub>SYS\_OSC</sub> = IBRO

## Table 11. Single-Supply Operation Fixed V<sub>DDIO</sub> Current Consumption SLEEP Mode f<sub>SYS\_OSC</sub> = IBRO

		COMMON				TYPICAL	_		
PARAMETER	SYMBOL	CONDITIONS	CONDITIONS	-40°C	25°C	55°C	85°C	105°C	UNITS
		Fixed, IBRO enabled,	PWRSEQ_LPC TRL.ovr = 0b10, internal regulator set to 1.1V	210	280	410	675	865	μΑ
		total current into $V_{DDIO}$ and $V_{DDA}$ pins, $V_{DDIO}$ = 3.3V, CPU in SLEEP mode, inputs tied to $V_{SS}$ or $V_{DDIO}$ outputs	PWRSEQ_LPC TRL.ovr = 0b01, internal regulator set to 1.0V	200	255	360	575	735	μA
V <sub>DDIO</sub>		source/sink 0mA	PWRSEQ_LPC TRL.ovr = 0b00, internal regulator set to 0.9V	190	230	320	500	635	μA
Current, SLEEP Mode	IDDIO_FSLPS	Fixed, IBRO enabled,	PWRSEQ_LPC TRL.ovr = 0b10, internal regulator set to 1.1V	185	255	385	645	835	μA
		total current into $V_{DDIO}$ and $V_{DDA}$ pins, $V_{DDIO}$ = 1.8V, CPU in SLEEP mode, inputs tied to $V_{SS}$ or $V_{DDIO}$ , outputs	PWRSEQ_LPC TRL.ovr = 0b01, internal regulator set to 1.0V	175	230	335	550	705	μA
		source/sink 0mA	PWRSEQ_LPC TRL.ovr = 0b00, internal regulator set to 0.9V	170	210	295	470	605	μΑ

## Table 12. Single-Supply Operation Fixed V<sub>DDIO</sub> Current Consumption DEEPSLEEP Mode

PARAMETER	SYMBOL	COMMON	CONDITIONS			TYPICA	L		UNITS
PARAMETER	STMBOL	CONDITIONS	CONDITIONS	-40°C	25°C	55°C	85°C	105°C	UNITS
V <sub>DDIO</sub> Fixed Current,		Standby state with full data retention	V <sub>DDIO</sub> = 3.3V. PWRSEQ_LPCTRL. fastwken = 0, PWRSEQ_LPCTRL. bg_dis = 0.	1.6	3.6	9.6	26	40	μA
DEEPSLEEP Mode	IDDIO_FDSLPS	and 80KB SRAM retained	V <sub>DDIO</sub> = 1.8V. PWRSEQ_LPCTRL. fastwken = 0, PWRSEQ_LPCTRL. bg_dis = 0.	1.4	3.3	9.2	25	39	μA

#### Single-Supply BACKUP Mode

## Table 13. Single-Supply Operation Fixed V<sub>DDIO</sub> Current Consumption BACKUP Mode

		COMMON			-	TYPICAL			
PARAMETER	SYMBOL	CONDITIONS	CONDITIONS	-40°C	25°C	55°C	- 85°C	105°C	UNITS
			0KB SRAM retained, retention regulator disabled	0.35	0.45	0.7	1.3	1.9	μA
			20KB SRAM retained, retention regulator disabled	0.77	1.25	2.35	5.4	8.2	μΑ
		V <sub>DDIO</sub> = 3.3V, RTC disabled	40KB SRAM retained, retention regulator disabled	0.9	1.6	3.45	8.5	13	μΑ
			60KB SRAM retained, retention regulator disabled	1.1	2	4.7	11.5	18	μΑ
V <sub>DDIO</sub> Fixed Current,			80KB SRAM retained, retention regulator disabled	1.2	2.4	5.8	14.6	23	μΑ
BACKUP Mode	IDDIO_FBKUS		0KB SRAM retained, retention regulator disabled	0.2	0.23	0.35	0.8	1.2	μΑ
			20KB SRAM retained, retention regulator disabled	0.6	1	2	4.8	7.5	μΑ
		V <sub>DDIO</sub> = 1.8V, RTC disabled	40KB SRAM retained, retention regulator disabled	0.8	1.4	3.1	7.8	12.1	μΑ
			60KB SRAM retained, retention regulator disabled	0.9	1.8	4.3	11	17	μA
			80KB SRAM retained, retention regulator disabled	1.1	2.15	5.4	14	22	μA

#### Single-Supply STORAGE Mode

## Table 14. Single-Supply Operation Fixed V<sub>DDIO</sub> Current Consumption STORAGE Mode

PARAMETER	SYMBOL	CONDITIONS		٦	YPICAL	-		
PARAMETER	STMBOL	CONDITIONS	-40°C	25°C	55°C	85°C	105°C	UNITS
V <sub>DDIO</sub> Fixed Current,		V <sub>DDIO</sub> = 3.3V	0.12	0.23	0.5	1.1	1.7	μA
STORAGE Mode	<sup>I</sup> DDIO_FSTOS	V <sub>DDIO</sub> = 1.8V	0.02	0.06	0.2	0.6	1.1	μA

# Table 15. Dual-Supply Operation Fixed V<sub>CORE</sub> Current Consumption ACTIVE Mode f<sub>SYS OSC</sub> = IPO

PARAMETER	SYMBOL	COMMON	CONDITIONS						
PARAMETER	STMBUL	CONDITIONS	CONDITIONS	-40°C	25°C	55°C	85°C	105°C	UNITS
		Fixed, IPO enabled, total current into	PWRSEQ_LPCTR L.ovr = 0b10, V <sub>CORE</sub> = 1.1V	190	250	380	640	830	μA
V <sub>CORE</sub> Current, <sup>I</sup> CORE_F ACTIVE Mode	ICORE_FACTD	RE_FACTD IN ACTIVE mode I	PWRSEQ_LPCTR L.ovr = 0b01, V <sub>CORE</sub> = 1.0V	100	145	250	470	620	μA
		inputs tied to V <sub>SS</sub> or V <sub>DDIO,</sub> outputs source/sink 0mA	PWRSEQ_LPCTR L.ovr = 0b00, V <sub>CORE</sub> = 0.9V	40	70	150	310	430	μΑ

## Table 16. Dual-Supply Operation Fixed V<sub>DDIO</sub> Current Consumption ACTIVE Mode f<sub>SYS OSC</sub> = IPO

DADAMETER	SYMBOL	COMMON	CONDITIONS		-	TYPICAI	_		
PARAMETER	SYMBOL	CONDITIONS	CONDITIONS	-40°C	25°C	55°C	85°C	105°C	UNITS
		Fixed, IPO enabled, total current into V <sub>DDIO</sub> and V <sub>DDA</sub> pins,	PWRSEQ_LPCTRL. ovr = 0b10, internal regulator set to 1.1V	355	385	400	420	430	μA
		V <sub>DDIO</sub> = 3.3V, CPU in ACTIVE mode 0MHz	PWRSEQ_LPCTRL. ovr = 0b01, internal regulator set to 1.0V	355	385	400	420	430	μA
VDDIO	-	operation, inputs tied to V <sub>SS</sub> or V <sub>DDIO,</sub> outputs source/sink 0mA	PWRSEQ_LPCTRL. ovr = 0b00, internal regulator set to 0.9V	355	385	400	420	430	μΑ
Current, ACTIVE Mode	<sup>I</sup> DDIO_FACTD	Fixed, IPO enabled, total current into V <sub>DDIO</sub>	PWRSEQ_LPCTRL. ovr = 0b10, internal regulator set to 1.1V	340	370	385	400	410	μA
	and V <sub>DD</sub>	and V <sub>DDA</sub> pins, V <sub>DDIO</sub> = 1.8V, CPU in ACTIVE	PWRSEQ_LPCTRL. ovr = 0b01, internal regulator set to 1.0V	340	370	385	400	410	μA
		mode 0MHz operation, inputs tied to V <sub>SS</sub> or	PWRSEQ_LPCTRL. ovr = 0b00, internal regulator set to 0.9V	340	370	385	400	410	μΑ

## Table 17. Dual-Supply Operation Fixed V<sub>CORE</sub> Current Consumption SLEEP Mode f<sub>SYS OSC</sub> = IPO

PARAMETER	SYMBOL	COMMON	CONDITIONS		٦	ΓΥΡΙCΑΙ	_		UNITS
PARAIVIETER	STMBOL	CONDITIONS	CONDITIONS	-40°C	25°C	55°C	85°C	105°C	UNITS
		Fixed, IPO enabled, total current into	PWRSEQ_LPCTRL. ovr = 0b10, V <sub>CORE</sub> = 1.1V	190	250	380	640	830	μA
V <sub>CORE</sub> Current, SLEEP Mode	ICORE_FSLPD	V <sub>CORE</sub> pin, CPU in SLEEP mode, inputs tied to	PWRSEQ_LPCTRL. ovr = 0b01, V <sub>CORE</sub> = 1.0V	100	145	250	465	620	μA
		V <sub>SS</sub> or V <sub>DDIO,</sub> outputs source/sink 0mA	PWRSEQ_LPCTRL. ovr = 0b00, V <sub>CORE</sub> = 0.9V	40	70	150	310	430	μA

## Table 18. Dual-Supply Operation Fixed V<sub>DDIO</sub> Current Consumption SLEEP Mode f<sub>SYS OSC</sub> = IPO

DADAMETER	SYMBOL	COMMON	CONDITIONS		•	ΓΥΡΙCΑΙ	-		
PARAMETER	STMBUL	CONDITIONS	CONDITIONS	-40°C	25°C	55°C	85°C	105°C	UNITS
		Fixed, IPO enabled, total current into V <sub>DDIO</sub> and V <sub>DDA</sub> pins,	PWRSEQ_LPCTRL. ovr = 0b10, internal regulator set to 1.1V	355	385	400	420	430	μA
		V <sub>DDIO</sub> = 3.3V, CPU in SLEEP mode, inputs tied	PWRSEQ_LPCTRL. ovr = 0b01, internal regulator set to 1.0V	355	385	400	420	430	μA
V <sub>DDIO</sub>		to V <sub>SS</sub> or V <sub>DDIO,</sub> outputs source/sink 0mA	PWRSEQ_LPCTRL. ovr = 0b00, internal regulator set to 0.9V	355	385	400	420	430	μΑ
SLEEP Mode	Current, IDDIO_FSLPD SLEEP Mode	Fixed, IPO enabled, total current into V <sub>DDIO</sub>	PWRSEQ_LPCTRL. ovr = 0b10, internal regulator set to 1.1V	340	370	385	400	415	μA
	and V <sub>DDA</sub> pins, V <sub>DDIO</sub> = 1.8V, CPU in SLEEP	PWRSEQ_LPCTRL. ovr = 0b01, internal regulator set to 1.0V	340	370	385	400	415	μA	
	mode, inputs tied to V <sub>SS</sub> or V <sub>DDIO,</sub> outputs source/sink 0mA	PWRSEQ_LPCTRL. ovr = 0b00, internal regulator set to 0.9V	340	370	385	400	415	μA	

## Dual-Supply ACTIVE Mode f<sub>SYS\_OSC</sub> = IBRO

## Table 19. Dual-Supply Operation Fixed V<sub>CORE</sub> Current Consumption ACTIVE Mode f<sub>SYS OSC</sub> = IBRO

PARAMETER	SYMBOL	COMMON	CONDITIONS			UNITS			
PARAMETER	STMBUL	CONDITIONS	CONDITIONS	-40°C	25°C	55°C	85°C	105°C	
		Fixed, IBRO enabled, total current into	PWRSEQ_LPCTR L.ovr = 0b10, V <sub>CORE</sub> = 1.1V	40	105	225	465	690	μA
V <sub>CORE</sub> Current, I <sub>C</sub> ACTIVE Mode	ICORE_FACTD	V <sub>CORE</sub> pin, CPU in ACTIVE mode 0MHz operation,	PWRSEQ_LPCTR L.ovr = 0b01, V <sub>CORE</sub> = 1.0V	30	80	175	370	560	μA
		inputs tied to V <sub>SS</sub> or V <sub>DDIO,</sub> outputs source/sink 0mA	PWRSEQ_LPCTR L.ovr = 0b00, V <sub>CORE</sub> = 0.9V	20	55	120	270	410	μΑ

## Table 20. Dual-Supply Operation Fixed V<sub>DDIO</sub> Current Consumption ACTIVE Mode f<sub>SYS\_OSC</sub> = IBRO

DADAMETED	SYMBOL	COMMON CONDITIONS TYPICAL							
PARAMETER	STMBOL	CONDITIONS	CONDITIONS	-40°C	25°C	55°C	85°C	105°C	UNITS
		Fixed, IBRO enabled, total current into V <sub>DDIO</sub> and V <sub>DDA</sub> pins,	PWRSEQ_LPCTRL. ovr = 0b10, internal regulator set to 1.1V	105	115	120	125	130	μA
		V <sub>DDIO</sub> = 3.3V, CPU in ACTIVE mode 0MHz	PWRSEQ_LPCTRL. ovr = 0b01, internal regulator set to 1.0V	105	115	120	125	130	μA
VDDIO		operation, inputs tied to V <sub>SS</sub> or V <sub>DDIO,</sub> outputs source/sink 0mA	PWRSEQ_LPCTRL. ovr = 0b00, internal regulator set to 0.9V	105	115	120	125	130	μA
Current, ACTIVE Mode	IDDIO_FACTD	Fixed, IBRO enabled, total current into V <sub>DDIO</sub>	PWRSEQ_LPCTRL. ovr = 0b10, internal regulator set to 1.1V	85	90	95	100	105	μA
	and V <sub>DDA</sub> pins, V <sub>DDIO</sub> = 1.8V,		PWRSEQ_LPCTRL. ovr = 0b01, internal regulator set to 1.0V	85	90	95	100	105	μA
		mode 0MHz operation, inputs tied to V <sub>SS</sub> or V <sub>DDIO,</sub> outputs source/sink 0mA	PWRSEQ_LPCTRL. ovr = 0b00, internal regulator set to 0.9V	85	90	95	100	105	μA

## Dual-Supply SLEEP Mode f<sub>SYS\_OSC</sub> = IBRO

## Table 21. Dual-Supply Operation Fixed V<sub>CORE</sub> Current Consumption SLEEP Mode f<sub>SYS OSC</sub> = IBRO

PARAMETER	SYMBOL	COMMON	CONDITIONS		TYPICAL					
PARAMETER	STWBOL	CONDITIONS		-40°C	25°C	55°C	85°C	105°C	UNITS	
		Fixed, IBRO enabled, total current into	PWRSEQ_LPCTRL. ovr = 0b10, V <sub>CORE</sub> = 1.1V	190	250	380	645	830	μA	
V <sub>CORE</sub> Current, SLEEP Mode	Current, SLEEP Mode	V <sub>CORE</sub> pin, CPU in SLEEP mode, inputs tied to	PWRSEQ_LPCTRL. ovr = 0b01, V <sub>CORE</sub> = 1.0V	100	145	255	465	620	μA	
		V <sub>SS</sub> or V <sub>DDIO,</sub> outputs source/sink 0mA	PWRSEQ_LPCTRL. ovr = 0b00, V <sub>CORE</sub> = 0.9V	40	70	150	310	430	μA	

## Table 22. Dual-Supply Operation Fixed V<sub>DDIO</sub> Current Consumption SLEEP Mode f<sub>SYS OSC</sub> = IBRO

PARAMETER	SYMBOL	COMMON	CONDITIONS		•	ΓΥΡΙCΑΙ	_		UNITS
PARAMETER	STMBOL	CONDITIONS	CONDITIONS	-40°C	25°C	55°C	85°C	105°C	UNITS
VDDIO		Fixed, IBRO enabled, total current into VDDIO	PWRSEQ_LPCTRL. ovr = 0b10, internal regulator set to 1.1V	105	115	120	125	130	μΑ
	and V <sub>DDA</sub> pins, V <sub>DDIO</sub> = 3.3V, CPU in SLEEP mode,	PWRSEQ_LPCTRL. ovr = 0b01, internal regulator set to 1.0V	105	115	120	125	130	μΑ	
	inputs tied to V <sub>SS</sub> or V <sub>DDIO,</sub> outputs source/sink 0mA	PWRSEQ_LPCTRL. ovr = 0b00, internal regulator set to 0.9V	105	115	120	125	130	μΑ	
Current, SLEEP Mode	IDD_FSLPD	Fixed, IBRO enabled, total current into V <sub>DDIO</sub>	PWRSEQ_LPCTRL. ovr = 0b10, internal regulator set to 1.1V	85	90	95	100	105	μA
		and V <sub>DDA</sub> pins, V <sub>DDIO</sub> = 1.8V, CPU in SLEEP mode,	PWRSEQ_LPCTRL. ovr = 0b01, internal regulator set to 1.0V	85	90	95	100	105	μA
		inputs tied to V <sub>SS</sub> or V <sub>DDIO,</sub> outputs source/sink 0mA	PWRSEQ_LPCTRL. ovr = 0b00, internal regulator set to 0.9V	85	90	95	100	105	μA

# Table 23. Dual-Supply Operation Fixed V<sub>CORE</sub> Current Consumption DEEPSLEEP Mode

		COMMON				TYPICAL	-		
PARAMETER	SYMBOL	CONDITION S	CONDITIONS	-40°C	25°C	55°C	85°C	105°C	UNITS
V <sub>CORE</sub> Fixed Current, DEEPSLEEP Mode		V <sub>DDIO</sub> = 3.3V, V <sub>CORE</sub> = 1.1V	PWRSEQ_LPCTRL. fastwk_en = 0, PWRSEQ_LPCTRL. bg_dis = 0	3.4	6.8	15.4	36	54	μA
		V <sub>DDIO</sub> = 3.3V, V <sub>CORE</sub> = 0.855V	PWRSEQ_LPCTRL. fastwk_en = 0, PWRSEQ_LPCTRL. bg_dis = 0	0.9	2.7	8	22	35	μA
	CORE_FDSLPD	V <sub>DDIO</sub> = 1.8V, V <sub>CORE</sub> = 1.1V	PWRSEQ_LPCTRL. fastwk_en = 0, PWRSEQ_LPCTRL. bg_dis = 0	3.4	6.8	15	36	54	μA
		V <sub>DDIO</sub> = 1.8V, V <sub>CORE</sub> = 0.855V	PWRSEQ_LPCTRL. fastwk_en = 0, PWRSEQ_LPCTRL. bg_dis = 0	0.9	2.7	8	22	35	μA

## Table 24. Dual-Supply Operation Fixed V<sub>DDIO</sub> Current Consumption DEEPSLEEP Mode

PARAMETER	SYMBOL	COMMON	CONDITIONS			ΓΥΡΙCAL	_		UNITS
PARAMETER	STNBOL	CONDITIONS	CONDITIONS	-40°C	25°C	55°C	85°C	105°C	UNITS
V <sub>DDIO</sub> Fixed Current,		V <sub>DDIO</sub> = 3.3V, V <sub>CORE</sub> = 1.1V	PWRSEQ_LPCTRL. fastwk_en = 0, PWRSEQ_LPCTRL. bg_dis = 0	0.1	0.19	0.4	0.9	1.5	μA
		V <sub>DDIO</sub> = 3.3V, V <sub>CORE</sub> = 0.855V	PWRSEQ_LPCTRL. fastwk_en = 0, PWRSEQ_LPCTRL. bg_dis = 0	0.1	0.19	0.4	0.9	1.5	μA
DEEPSLEEP Mode	SLEEP	V <sub>DDIO</sub> = 1.8V, V <sub>CORE</sub> = 1.1V	PWRSEQ_LPCTRL. fastwk_en = 0, PWRSEQ_LPCTRL. bg_dis = 0	0.015	0.05	0.17	0.55	1	μA
		V <sub>DDIO</sub> = 1.8V, V <sub>CORE</sub> = 0.855V	PWRSEQ_LPCTRL. fastwk_en = 0, PWRSEQ_LPCTRL. bg_dis = 0	0.015	0.05	0.17	0.55	1	μA

MAX32662

## **Dual-Supply BACKUP Mode**

## Table 25. Dual-Supply Operation Fixed $V_{\text{CORE}}$ Current Consumption BACKUP Mode

	SYMBOL	COMMON				TYPICA	L		
PARAMETER	SYMBOL	CONDITIONS	CONDITIONS	-40°C	25°C	55°C	85°C	105°C	UNITS
		0KB SRAM	V <sub>DDIO</sub> = 3.3V, V <sub>CORE</sub> = 1.1V	0.3	0.33	1	3.1	5.15	μΑ
		retained with RTC disabled,	V <sub>DDIO</sub> = 3.3V, V <sub>CORE</sub> = 0.855V	0.07	0.18	0.7	2.45	4.2	μA
		retention regulator	V <sub>DDIO</sub> = 1.8V, V <sub>CORE</sub> = 1.1V	0.3	0.33	1	3.05	5.15	μA
		disabled.	V <sub>DDIO</sub> = 1.8V, V <sub>CORE</sub> = 0.855V	0.07	0.18	0.7	2.45	4.2	μA
			V <sub>DDIO</sub> = 3.3V, V <sub>CORE</sub> = 1.1V	0.8	1.28	2.95	7.5	11.5	μA
		20KB SRAM retained with	V <sub>DDIO</sub> = 3.3V, V <sub>CORE</sub> = 0.855V	0.2	0.54	1.7	5.05	8.3	μΑ
		RTC disabled	V <sub>DDIO</sub> = 1.8V, V <sub>CORE</sub> = 1.1V	0.8	1.28	2.95	7.5	11.5	μΑ
		V <sub>DDIO</sub> = 1.8V, V <sub>CORE</sub> = 0.855V	0.2	0.54	1.7	5.05	8.3	μA	
		V <sub>DDIO</sub> = 3.3V, V <sub>CORE</sub> = 1.1V	1.3	2.23	4.95	11.9	18	μA	
V <sub>CORE</sub> Fixed Current,	ICORE_FBKUD	40KB SRAM retained with RTC disabled	V <sub>DDIO</sub> = 3.3V, V <sub>CORE</sub> = 0.855V	0.32	0.9	2.7	7.7	12.5	μA
BACKUP Mode			$V_{DDIO} = 1.8V,$ $V_{CORE} = 1.1V$	1.3	2.23	4.95	11.9	18	μA
			$V_{DDIO} = 1.8V,$ $V_{CORE} = 0.855V$	0.32	0.9	2.7	7.7	12.5	μΑ
			$V_{DDIO} = 3.3V,$ $V_{CORE} = 1.1V$	1.85	3.2	6.85	16	24	μΑ
		60KB SRAM retained with	$V_{DDIO} = 3.3V,$ $V_{CORE} = 0.855V$	0.45	1.25	3.65	10	16	μΑ
		RTC disabled	$V_{DDIO} = 1.8V,$ $V_{CORE} = 1.1V$	1.85	3.2	6.85	16	24	μA
			$V_{DDIO} = 1.8V,$ $V_{CORE} = 0.855V$	0.45	1.25	3.65	10	16	μA
			$V_{DDIO} = 3.3V,$ $V_{CORE} = 1.1V$	2.35	4.1	8.8	20.5	30	μΑ
		80KB SRAM retained with	$V_{DDIO} = 3.3V,$ $V_{CORE} = 0.855V$	0.6	1.6	4.6	12.7	20	μA
		RTC disabled	$V_{DDIO} = 1.8V,$ $V_{CORE} = 1.1V$	2.35	4.1	8.8	20.5	30	μA
			V <sub>DDIO</sub> = 1.8V, V <sub>CORE</sub> = 0.855V	0.6	1.6	4.6	12.7	20	μA

## Table 26. Dual-Supply Operation Fixed $V_{\text{DDIO}}$ Current Consumption BACKUP Mode

PARAMETER	SYMBOL	COMMON				UNITS			
PARAMETER	STWBOL	CONDITIONS	CONDITIONS	-40°C	25°C	55°C	85°C	105°C	
	IDDIO_FBKUD	0KB SRAM retained with	V <sub>DDIO</sub> = 3.3V, V <sub>CORE</sub> = 1.1V	0.09	0.19	0.4	0.93	1.45	μA

MAX32662

		COMMON				TYPICA	L		UNITS	
PARAMETER	SYMBOL	CONDITIONS	CONDITIONS	-40°C	25°C	55°C	85°C	105°C	UNITS	
		RTC disabled, retention	V <sub>DDIO</sub> = 3.3V, V <sub>CORE</sub> = 0.855V	0.09	0.19	0.4	0.93	1.45	μA	
		regulator disabled.	V <sub>DDIO</sub> = 1.8V, V <sub>CORE</sub> = 1.1V	0.013	0.05	0.17	0.55	0.96	μA	
			V <sub>DDIO</sub> = 1.8V, V <sub>CORE</sub> = 0.855V	0.013	0.05	0.17	0.55	0.96	μA	
		20KB SRAM retained with RTC disabled	V <sub>DDIO</sub> = 3.3V, V <sub>CORE</sub> = 1.1V	0.09	0.19	0.4	0.93	1.45	μA	
			V <sub>DDIO</sub> = 3.3V, V <sub>CORE</sub> = 0.855V	0.09	0.19	0.4	0.93	1.45	μA	
			V <sub>DDIO</sub> = 1.8V, V <sub>CORE</sub> = 1.1V	0.013	0.05	0.17	0.55	0.96	μA	
			V <sub>DDIO</sub> = 1.8V, V <sub>CORE</sub> = 0.855V	0.013	0.05	0.17	0.55	0.96	μA	
			V <sub>DDIO</sub> = 3.3V, V <sub>CORE</sub> = 1.1V	0.09	0.19	0.4	0.93	1.45	μA	
V <sub>DDIO</sub> Fixed		40KB SRAM	V <sub>DDIO</sub> = 3.3V, V <sub>CORE</sub> = 0.855V	0.09	0.19	0.4	0.93	1.45	μA	
Current, BACKUP Mode		retained with RTC disabled		V <sub>DDIO</sub> = 1.8V, V <sub>CORE</sub> = 1.1V	0.013	0.05	0.17	0.55	0.96	μA
DACKOF Mode			V <sub>DDIO</sub> = 1.8V, V <sub>CORE</sub> = 0.855V	0.013	0.05	0.17	0.55	0.96	μA	
			V <sub>DDIO</sub> = 3.3V, V <sub>CORE</sub> = 1.1V	0.09	0.19	0.4	0.93	1.45	μA	
		60KB SRAM retained with	V <sub>DDIO</sub> = 3.3V, V <sub>CORE</sub> = 0.855V	0.09	0.19	0.4	0.93	1.45	μA	
		RTC disabled	V <sub>DDIO</sub> = 1.8V, V <sub>CORE</sub> = 1.1V	0.013	0.05	0.17	0.55	0.96	μA	
			V <sub>DDIO</sub> = 1.8V, V <sub>CORE</sub> = 0.855V	0.013	0.05	0.17	0.55	0.96	μA	
	retained with		V <sub>DDIO</sub> = 3.3V, V <sub>CORE</sub> = 1.1V	0.09	0.19	0.4	0.93	1.45	μA	
		80KB SRAM	V <sub>DDIO</sub> = 3.3V, V <sub>CORE</sub> = 0.855V	0.09	0.19	0.4	0.93	1.45	μA	
		RTC disabled	V <sub>DDIO</sub> = 1.8V, V <sub>CORE</sub> = 1.1V	0.013	0.05	0.17	0.55	0.96	μA	
			V <sub>DDIO</sub> = 1.8V, V <sub>CORE</sub> = 0.855V	0.013	0.05	0.17	0.55	0.96	μA	

#### **Dual-Supply STORAGE Mode**

## Table 27. Dual-Supply Operation Fixed V<sub>CORE</sub> Current Consumption STORAGE Mode

PARAMETER	SYMBOL	CONDITIONS			TYPICAL			UNITS
PARAIVIETER	STMBOL	CONDITIONS	-40°C	25°C	55°C	85°C	105°C	UNITS
V <sub>CORE</sub> Fixed Current, <sup>I</sup> CORE_FS STORAGE Mode		V <sub>DDIO</sub> = 3.3V, V <sub>CORE</sub> = 1.1V	0.3	0.33	1	3.05	5.15	μA
		V <sub>DDIO</sub> = 3.3V, V <sub>CORE</sub> = 0.855V	0.07	0.18	0.72	2.45	4.2	μA
	CORE_FSTOD	V <sub>DDIO</sub> = 1.8V, V <sub>CORE</sub> = 1.1V	0.3	0.33	1	3.05	5.15	μA
		V <sub>DDIO</sub> = 1.8V, V <sub>CORE</sub> = 0.855V	0.07	0.18	0.72	2.45	4.2	μA

## Table 28. Dual-Supply Operation Fixed V<sub>DDIO</sub> Current Consumption STORAGE Mode

PARAMETER	SYMBOL	CONDITIONS			UNITS			
PARAMETER	STWBOL	CONDITIONS	-40°C	25°C	55°C	85°C	105°C	UNITS
V <sub>DDIO</sub> Fixed		V <sub>DDIO</sub> = 3.3V, V <sub>CORE</sub> = 1.1V	0.11	0.22	0.45	1.1	1.7	μA
	I <sub>DDIO_FSTOD</sub> V <sub>C</sub> V <sub>D</sub> V <sub>D</sub> V <sub>D</sub>	V <sub>DDIO</sub> = 3.3V, V <sub>CORE</sub> = 0.855V	0.11	0.22	0.45	1.1	1.7	μA
Current, STORAGE Mode		V <sub>DDIO</sub> = 1.8V, V <sub>CORE</sub> = 1.1V	0.02	0.06	0.19	0.65	1.11	μA
		V <sub>DDIO</sub> = 1.8V, V <sub>CORE</sub> = 0.855V	0.02	0.06	0.19	0.65	1.11	μA

## **Typical Application Circuits**



## **Ordering Information**

PART NUMBER	SCPBL	SWD	TMR	LPTMR	I <sup>2</sup> C	SPI	СМР	12-BIT SAR ADC INPUTS	UART	GPIO	PIN-PACKAGE
MAX32662GTJ+	No	Yes	3	1	2	2	2	4	2	21	32 TQFN-EP, 5mm x 5mm x 0.5mm pitch
MAX32662GTJ+T	No	Yes	3	1	2	2	2	4	2	21	32 TQFN-EP, 5mm x 5mm x 0.5mm pitch
MAX32662GTJBL+*	Yes	Yes	3	1	2	2	2	4	2	21	32 TQFN-EP, 5mm x 5mm x 0.5mm pitch
MAX32662GTJBL+T*	Yes	Yes	3	1	2	2	2	4	2	21	32 TQFN-EP, 5mm x 5mm x 0.5mm pitch
MAX32662GWP+*	No	Yes	3	1	2	2	2	4	2	12	20 WLP, 2.30mm x 1.92mm x 0.4mm pitch
MAX32662GWP+T*	No	Yes	3	1	2	2	2	4	2	12	20 WLP, 2.30mm x 1.92mm x 0.4mm pitch
MAX32662GWPBL+*	Yes	Yes	3	1	2	2	2	4	2	12	20 WLP, 2.30mm x 1.92mm x 0.4mm pitch
MAX32662GWPBL+T*	Yes	Yes	3	1	2	2	2	4	2	12	20 WLP, 2.30mm x 1.92mm x 0.4mm pitch

All packages contain CAN 2.0B, I<sup>2</sup>S, and four PT.

SWD = serial wire debug; TMR = timer; LPTMR = low-power timer; CMP = comparator; PT = pulse train

+ Denotes a lead(Pb)-free/RoHS-compliant package.

T = Tape and reel.

\* Future product—contact factory for availability.

## **Revision History**

REVISION	REVISION	DESCRIPTION	PAGES
NUMBER	DATE		CHANGED
0	1/23	Initial release	_



Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

#### MAX32662