

MOSFET - N-Channel, Field Effect Transistor, Enhancement Mode NDP6060L / NDB6060L

General Description

These logic level N-Channel enhancement mode power field effect transistors are produced using **onsemi**'s proprietary, high cell density, DMOS technology. This very high density process has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulses in the avalanche and commutation modes. These devices are particularly suited for low voltage applications such as automotive, DC/DC converters, PWM motor controls, and other battery powered circuits where fast switching, low in-line power loss, and resistance to transients are needed.

Features


- 48 A, 60 V
 - $R_{DS(ON)} = 0.025 \text{ m}\Omega$ @ $V_{GS} = 5 \text{ V}$
- Low Drive Requirements Allowing Operation Directly from Logic Drivers. V_{GS(TH)} < 2.0 V
- Critical DC Electrical Parameters Specified at Elevated Temperature
- Rugged Internal Source–Drain Diode Can Eliminate the Need for an External Zener Diode Transient Suppressor
- 175°C Maximum Junction Temperature Rating
- High Density Cell Design for Extremely Low R_{DS(ON)}
- TO-220 and TO-263 (D²PAK) Package for Both Through Hole and Surface Mount Applications
- These Devices are Pb-Free and are RoHS Compliant

MAXIMUM RATINGS (T_C = 25°C unless otherwise noted)


Symbol	Rating	NDP6060L / NDB6060L	Unit
V_{DSS}	Drain-Source Voltage	60	٧
V_{DGR}	Drain-Gate Voltage ($R_{GS} \le 1 \text{ M}\Omega$)	60	٧
V _{GSS}	$\begin{array}{c} \text{Drain-Source Voltage} \\ - \text{ Continuous} \\ - \text{ Nonrepetiti } \left(t_p < 50 \; \mu \text{s} \right) \end{array}$	±16 ±25	V
I _D	Drain Current - Continuous - Pulsed	48 144	Α
P _D	Total Power Dissipation @ T _C = 25°C	100	W
	– Derate above 25°C	0.67	W/°C
T_J , T_{STG}	Operating and Storage Temperature Range	-65 to 175	°C
TL	Maximum lead temperature for soldering purposes, 1/8" from case for 5 seconds	275	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

V _{DSS} R _{DS(ON)} MAX		I _D MAX	
60 V	0.025 m Ω @ 5 V	48 A	



N-CHANNEL MOSFET






TO-220-3LD CASE 340AT

D2PAK-3 (TO-263, 3-LEAD) CASE 418AJ

MARKING DIAGRAM





XXXX = Specific Device Code A = Assembly Location

Y = Year
WW = Work Week
ZZ = Assembly Lot Code
G = Pb-Free Package

ORDERING INFORMATION

Device	Package	Shipping [†]
NDP6060L	TO-220-3LD (Pb-Free / Halide Free)	800 / Units / Tube
NDB6060L	D2PAK-3 (TO-263, 3-LEAD) (Pb-Free)	800 / Units / Tube

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

ELECTRICAL CHARACTERISTICS ($T_J = 25^{\circ}C$ unless otherwise specified)

Symbol	Parameter	Condition	on	Min	Тур	Max	Unit
DRAIN-SO	URCE AVALANCHE RATINGS (Note 1)						
W _{DSS}	Single Pulse Drain-Source Avalanche Energy	gy V _{DD} = 25 V, I _D = 48 A		-	-	200	mJ
I _{AR}	Maximum Drain-Source Avalanche Current	L Company		-	-	48	Α
OFF CHAR	ACTERISTICS						
BV _{DSS}	Drain-Source Breakdown Voltage	$V_{GS} = 0 \text{ V}, I_D = 250 \mu$	4	60	-	_	V
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} = 60 V, V _{GS} = 0 V		-	-	250	μΑ
			T _J = 125°C	-	-	1	mA
I _{GSSF}	Gate-Body Leakage, Forward	V _{GS} = 16 V, V _{DS} = 0 \	/	-	-	100	nA
I _{GSSR}	Gate-Body Leakage, Reverse	V _{GS} = -16 V, V _{DS} = 0 V		-	-	-100	nA
ON CHARA	ACTERISTICS (Note 1)	•		•	•	•	
V _{GS(th)}	Gate Threshold Voltage	V _{DS} = V _{GS} , I _D = 250 μ	ıA	1	_	2	V
, ,			T _J = 125°C	0.65	_	1.5	
R _{DS(ON})	Static Drain-Source On-Resistance	V _{GS} = 5 V, I _D = 24 A		_	_	0.025	W
(T _J = 125°C	_	_	0.04	
		V _{GS} = 10 V, V _{DS} = 24	A	_	_	0.02	W
I _{D(on)}	On-State Drain Current	V _{GS} = 5 V, V _{DS} = 10 \	/	48	_	_	Α
9FS	Forward Transconductance	V _{DS} = 10 V, I _D = 24 A		10	_	_	S
	CHARACTERISTICS						
C _{iss}	Input Capacitance	V _{DS} = 25 V, V _{GS} = 0 \	/,	_	1630	2000	pF
C _{oss}	Output Capacitance	f = 1.0 MHz		_	460	800	pF
C _{rss}	Reverse Transfer Capacitance			_	150	400	pF
	G CHARACTERISTICS (Note 1)	-1				1	
t _{D(on)}	Turn - On Delay Time	$V_{DD} = 30 \text{ V, } I_{D} = 48 \text{ A,}$ $V_{GS} = 5 \text{ V, } R_{GEN} = 15 \Omega,$ $R_{GS} = 15 \Omega$		_	15	30	nS
t _r	Turn – On Rise Time			_	320	500	nS
t _{D(off)}	Turn – Off Delay Time			_	49	100	nS
tf	Turn – Off Fall Time			_	161	300	nS
Q_{g}	Total Gate Charge	V _{DS} = 48 V,		_	36	60	nC
Q _{gs}	Gate-Source Charge	$I_D = 48 \text{ A}, V_{GS} = 5 \text{ V}$		_	8.2	-	nC
Q _{gd}	Gate-Drain Charge			_	21	-	nC
	URCE DIODE CHARACTERISTICS	1					
Is	Maximum Continuos Drain-Source Diode For	ward Current		_	-	48	Α
I _{SM}	Maximum Pulsed Drain-Source Diode Forwar			_	_	144	Α
V _{SD}	Drain-Source Diode Forward Voltage	V _{GS} = 0 V, I _S = 24 A (Note 1)		-	-	1.3	V
				-	_	1.2	
t _{rr}	Reverse Recovery Time	V _{GS} = 0 V, I _F = 48 A, dI _F /dt = 100 A/μs		35	75	140	ns
I _{rr}	Reverse Recovery Current			2	3.6	8	Α
	CHARACTERISTICS	1		1	I		
R _{0JC}	Thermal Resistance, Junction-to-Case			_	_	1.5	°C/W
R _{0JA}	Thermal Resistance, Junction-to-Ambient	nt		_	_	62.5	°C/W
AJA	The state of the s			<u> </u>		1	٥,,,

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

1. Pulse Test: Pulse Width \leq 300 μ s, Duty Cycle \leq 2%.

TYPICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. On-Resistance Variation with Gate Voltage and Drain Current




Figure 3. On–Resistance Variation with Temperature




Figure 4. On-Resistance Variation with Drain Current and Temperature




Figure 5. Transfer Characteristics




Figure 6. Gate Threshold Variation with Temperature

TYPICAL CHARACTERISTICS (continued)




Figure 7. Breakdown Voltage Variation with Temperature

Figure 8. Body Diode Forward Voltage Variation with Current and Temperature




Figure 9. Capacitance Characteristics

Figure 10. Gate Charge Chracteristics




Figure 11. Switching Test Circuit





Figure 12. Switching Waveforms

TYPICAL CHARACTERISTICS



300 R_{DS(ON)} LIMIT 200 100 μs 100 ID, DRAIN CURRENT (A) 1 ms 50 10 ms 20 100 ms 10 $V_{GS} = 5 V$ 5 SINGLE PULSE $R_{\theta JC} = 1.5^{\circ}C/W$ T_C = 25°C 1 100 20 30 60 10 V_{SD} , DRAIN-SOURCE VOLTAGE (V)

Figure 13. Transconductance Variation with Drain Current and Temperature

Figure 14. Maximum Safe Operating Area





Figure 15. Transient Thermal Response Curve




DOCUMENT NUMBER:	98AON13818G	Electronic versions are uncontrolled except when accessed directly from the Document Repo Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	TO-220-3LD		PAGE 1 OF 1

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.



D²PAK-3 (TO-263, 3-LEAD) CASE 418AJ ISSUE F

DATE 11 MAR 2021




RECOMMENDED MOUNTING FOOTPRINT


For additional information on our Pb-Free strategy and soldering details, please download the DN Seniconductor Soldering and Mounting Techniques Reference Manual, SDLDERRM/D.


NOTES


- DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2009.
- 2. CONTROLLING DIMENSION: INCHES
- 3. CHAMFER OPTIONAL.
- 4. DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED 0.005 PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY AT DATUM H.
- 5. THERMAL PAD CONTOUR IS OPTIONAL WITHIN DIMENSIONS E, L1, D1, AND E1.
- 6. OPTIONAL MOLD FEATURE.
- 7. ①,② ... DPTIONAL CONSTRUCTION FEATURE CALL DUTS.

	INCHES		MILLIMETERS		
DIM	MIN.	MAX.	MIN.	MAX.	
Α	0.160	0.190	4.06	4.83	
A1	0.000	0.010	0.00	0.25	
b	0.020	0.039	0.51	0.99	
c	0.012	0.029	0.30	0.74	
c2	0.045	0.065	1.14	1.65	
D	0.330	0.380	8.38	9.65	
D1	0.260		6.60		
E	0.380	0.420	9.65	10.67	
E1	0.245		6.22		
e	0.100	0.100 BSC		54 BSC	
Н	0.575	0.625	14.60	15.88	
L	0.070	0.110	1.78	2.79	
L1		0.066		1.68	
L5		0.070		1.78	
L3	0.010 BSC		0.25	BSC	
М	0.	8*	0.	8.	












VIEW A-A







VIEW A-A

OPTIONAL CONSTRUCTIONS

GENERIC MARKING DIAGRAMS*

XXXXXX = Specific Device Code A = Assembly Location

WL = Wafer Lot
Y = Year
WW = Work Week
W = Week Code (SSG)
M = Month Code (SSG)
G = Pb-Free Package
AKA = Polarity Indicator

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " •", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:

98AON56370E

Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.

DESCRIPTION:

D²PAK-3 (TO-263, 3-LEAD)

PAGE 1 OF 1

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales