

QUAD-BAND GSM/EDGE/GSM850/EGSM900 /DCS/PCS/POWER AMPLIFIER MODULE

Package Style: Module (5.00mmx5.00mmx1.00mm)



Features

- Linear EDGE and GSM Operation
- High Gain for use in Systems with Low RF Driver Power
- Typical GMSK Efficiency GSM850/900 48/53% DCS/PCS 50/53%
- Auto V_{BATT} Tracking Circuit avoids Switching Transients at Low Supply Voltage
- Low Power Mode for Reduced EDGE Current
- Digital Bias Control: Simple Implementation of Low Power Mode
- Integrated Power Flattening Circuit Reduces Power and Current into Mismatch
- Integrated V_{RAMP} Rejection Filter Eliminates External Components

Applications

- Quad-Band GSM/EDGE Handsets
- GSM/EDGE Transmitter Line-ups
- Portable Battery-Powered Equipment
- GSM850/EGSM900/DCS/ PCS Products
- GPRS Class 12 Compatible Products
- Mobile EDGE/GPRS Data Products



Functional Block Diagram

Product Description

The RF3189 is a high power, high linearity performance in EDGE mode, dual-mode amplifier module with integrated power control. The input and output terminals are internally matched to 50 Ω . The amplifier devices are manufactured on an advanced Gallium Arsenide Heterojunction Bipolar Transistor (GaAs HBT) process, which is designed to operate either in saturated mode for GMSK signaling or linear mode for 8PSK signaling. The module is designed to be the final amplification stage in a dual-mode GSM/EDGE mobile transmit lineup operating in the 824MHz to 915MHz (low) and 1710MHz to 1910MHz (high) bands (such as a cellular handset). Band selection is controlled by an input on the module which selects either the low or high band. The device is packaged on a 5mmx5mm laminate module with a protective plastic over-mold. The RF3189 features RFMD's latest integrated power flattening circuit, which significantly reduces current and power variation into load mismatch. The RF3189 provides excellent ESD protection at all the pins. The RF3189 also provides integrated V_{RAMP} rejection filter which improves noise performance and transient spectrum.

Ordering Information

RF3189Quad-Band GSM/EDGE/GSM850/EGSM900
/DCS/PCS/Power Amplifier Module
Power Amplifier Module, 5 Piece Sample PackRF3189PCBA-41XFully Assembled Evaluation Board

Optimum Technology Matching® Applied

🗹 GaAs HBT	□ SiGe BiCMOS	☐_GaAs pHEMT	🗌 GaN HEMT
GaAs MESFET	Si BiCMOS	🗹 Si CMOS	□ RF MEMS
InGaP HBT	SiGe HBT	🗌 Si BJT	

RF MIGRO DEVICES®, RFMD®, optimum Technology Matching®, Enabling Wireless Connectivity¹⁴, PowerStards, PoueRStard, PoueRStar

7628 Thorndike Road, Greensboro, NC 27409-9421 · For sales or technical support, contact RFMD at (+1) 336-678-5570 or sales-support@rfmd.com.



Absolute Maximum Ratings

Parameter	Rating	Unit
Supply Voltage (V _{BATT})	-0.5 to +6.0	V
Power Control Voltage (V _{RAMP})	-0.5 to +3.0	V
Band Select	3.0	V
TX Enable	3.0	V
V _{MODE}	3.0	V
RF - Input Power	10.0	dBm
Max Duty Cycle	50	%
Output Load VSWR	10:1	
Operating Temperature	-30 to +85	°C
Storage Temperature	-55 to +150	°C



Caution! ESD sensitive device.

Exceeding any one or a combination of the Absolute Maximum Rating conditions may cause permanent damage to the device. Extended application of Absolute Maximum Rating conditions to the device may reduce device reliability. Specified typical performance or functional operation of the device under Absolute Maximum Rating conditions is not implied.

RoHS status based on EUDirective2002/95/EC (at time of this document revision).

The information in this publication is believed to be accurate and reliable. However, no responsibility is assumed by RF Micro Devices, Inc. ("RFMD") for its use, nor for any infringement of patents, or other rights of third parties, resulting from its use. No license is granted by implication or otherwise under any patent or patent rights of RFMD. RFMD reserves the right to change component circuitry, recommended application circuitry and specifications at any time without prior notice.

Poromotor	Specification		Unit	Condition	
Parameter	Min.	Тур.	Max.	Unit	Condition
Recommended Operating Conditions					
V _{RAMP} /V _{BIAS}					
V _{RAMP} /V _{BIAS} "High"	1.5		2.2	V	High Power 8PSK Mode (V _{MODE} ="High")
V _{RAMP} /V _{BIAS} "Low"	0		0.7	V	Low Power 8PSK Mode (V _{MODE} ="High")
V _{RAMP} /V _{BIAS} Input Current			40	μΑ	V _{RAMP} /V _{BIAS} =V _{RAMP,MAX}
V _{RAMP} /V _{BIAS} =V _{RAMP, MAX}			2.2	V	GMSK Mode (V _{MODE} ="Low"), Analog Mode
V _{RAMP} /V _{BIAS} =V _{RAMP, MIN}	0.25			V	GMSK Mode (V _{MODE} ="Low"), Analog Mode
V _{MODE} Switch					
V _{MODE} "HIGH"	1.5			V	8PSK Mode
V _{MODE} "LOW"	0		0.7	V	GMSK Mode
V _{MODE} Input Current	1		+10	uA	
Band Select Switch					
BAND_SEL "HIGH"	1.5			V	High Band (DCS1800/PCS1900)
BAND_SEL "LOW"	0		0.7	V	Low Band (GSM850/EGSM900)
BAND_SEL Input Current	1		+10	uA	
TX_EN					
TX_EN "HIGH"	1.5			V	PA "ON"
TX_EN "LOW"	0		0.7	V	PA "OFF"
TX_EN Input Current	1		+10	uA	
Overall Power Supply					
V _{BATT} Range	3.2	3.6	4.5	V	Performance specified
	3.0		5.5	V	Functional with performance degraded
Off Current			10	uA	TX_EN Low
RF Impedance					
LB_RF IN		50		Ω	
LB_RF OUT		50		Ω	
HB_RF IN		50		Ω	
HB_RF OUT		50		Ω	



Devenedar	Specification			11		
Parameter	Min.	Тур.	Max.	Unit	Condition	
Cellular 850MHz Band GMSK Mode					$\label{eq:stated} \begin{array}{l} \mbox{Nominal test conditions unless otherwise} \\ \mbox{stated. Temp=25 °C, $V_{BATT}=3.6V$,} \\ \mbox{$V_{MODE}="Low", Freq=824MHz$ to $849MHz$,} \\ \mbox{25% Duty Cycle, Pulse Width=1154$ μs$, $P_{IN}=-2 dBm$, $BAND_SEL="Low", $TX_EN="High", $V_{RAMP}/V_{BIAS}=V_{RAMP,MAX}$ \end{array}$	
Operating Frequency Range	824		849	MHz		
Input Power Range, P _{IN}	-2	+1	+4	dBm		
Maximum Output Power 1	34.5	35.0		dBm	Temp=25 °C, V _{BATT} =3.6V	
Maximum Output Power 2	32.5	33		dBm	Temp=85 °C, V _{BATT} =3.2V	
Total Efficiency (PAE)	42	48		%	Pin=+1dBm	
Output Noise Power		-83	-82	dBm	869MHz to 894MHz, f_0 =849MHz, P _{OUT} \leq Rated P _{OUT} , RBW=100kHz	
Forward Isolation 1			-32	dBm	TX_EN=0V, V _{RAMP} /V _{BIAS} =V _{RAMP,MIN} , P _{IN} =+4dBm	
Forward Isolation 2			-10	dBm	V _{RAMP} /V _{BIAS} =V _{RAMP,MIN} , P _{IN} =+4dBm	
2f ₀ Harmonics		-10	-7	dBm	P _{OUT} ≤Rated P _{OUT}	
3f ₀ Harmonics		-25	-15	dBm	P _{OUT} ≤Rated P _{OUT}	
Fundamental Cross Band Coupling		-1	3	dBm	Measured at DCS_RF _{OUT} pin, P _{OUT} ≤Rated P _{OUT} at GSM_RFOUT pin	
2f ₀ , 3f ₀ Cross Band Coupling		-22	-17	dBm	Measured at DCS_RF _{OUT} pin, P _{OUT} ≤Rated P _{OUT} at GSM_RFOUT pin	
All Other Non-harmonic Spurious			-36	dBm	Over P _{IN} range, P _{OUT} ≤Rated P _{OUT}	
Input VSWR		2:1	3:1			
Output Load VSWR Stability			-36	dBm	Load VSWR=5:1 All phase angles, Set V_{RAMP} where $P_{OUT} \leq Rated P_{OUT}$ into 50 Ω load, then load switched to VSWR=5:1, Full P_{IN} Range, RBW=3MHz, no oscillations	
Output Load VSWR Ruggedness	No damage	No damage or permanent degradation to device			Load VSWR=10:1, all phase angles. Set V_{RAMP} where $P_{OUT} \leq Rated P_{OUT}$ into 50 Ω load, then load switched to VSWR=10:1	

Note: V_{RAMP,MAX}=2.2V, V_{RAMP,MIN} =0.25V, Rated P_{OUT}=34.5dBm

Parameter

Cellular 850MHz Band

8PSK Mode



Condition

Nominal test conditions unless otherwise stated. Temp=25 °C, V_{BATT} =3.6V,

V_{MODE}="High", Freq=824MHz to 849MHz, 25% Duty Cycle, Pulse Width=1154μs, BAND_SEL="Low", TX_EN="High", V_{RAMP}/V_{BIAS}="High" **Operating Frequency Range** 824 849 MHz Maximum Output Power 28.5 29 dBm Meeting EVM and ACPR Spectrum 13.5 20 dBm VPAMP/VPIAS="LOW"

Specification

Тур.

Min.

Unit

Max.

	13.5	20		авш	VRAMP/VBIAS= LOW
	27.0	28		dBm	Temp=-20°C to +85°C, V _{BATT} =3.2V to 4.5V
Gain, High Power Mode	31.5	34.5	37.5	dB	P _{OUT} =Rated P _{OUT}
EVM RMS		2.0	5.0	%	P _{OUT} ≤Rated P _{OUT}
		2.0	5.0	%	P _{OUT} ≤27.0dBm, V _{CC} =3.2V to 4.5V, Temp=-20°C to +85°C
ACPR and Spectrum Mask		-60	-57	dBc	At 400kHz in 30kHz BW, P _{OUT} ≤Rated P _{OUT}
		-65	-63	dBc	At 600kHz in 30kHz BW, P _{OUT} ≤Rated P _{OUT}
ACPR and Spectrum Mask, Extreme Conditions		-60	-56	dBc	At 400kHz in 30kHz RBW. $P_{OUT} \le 27 dBm$, $V_{CC} = 3.2V$ to 4.5V, Temp=-20°C to +85°C
		-65	-63	dBc	At 600 kHz in 30 kHz RBW. $P_{OUT} \le 27 \text{ dBm}$, $V_{CC} = 3.2 \text{ V to } 4.5 \text{ V}$, Temp=-20 °C to +85 °C
Output Noise Power		-83	-81	dBm	869MHz to 894MHz, f ₀ =849MHz, P _{OUT} ≤Rated P _{OUT} , RBW=100kHz
2f ₀ Harmonics		-10	-7	dBm	P _{OUT} ≤Rated P _{OUT}
3f ₀ Harmonics		-25	-15	dBm	P _{OUT} ≤Rated P _{OUT}
Fundamental Cross Band Coupling		-1	3	dBm	Measured at DCS_RF _{OUT} pin, P _{OUT} ≤Rated P _{OUT} at GSM_RFOUT pin
2f ₀ , 3f ₀ Cross Band Coupling		-22	-17	dBm	Measured at DCS_RF _{OUT} pin, Rated P _{OUT} at GSM_RFOUT pin
All Other Non-harmonic Spurious			-36	dBm	P _{OUT} ≤Rated P _{OUT}
Input VSWR		2:1	3:1		P _{OUT} ≤Rated P _{OUT}
Output Load VSWR Stability			-36	dBm	Load VSWR=5:1 All phase angles, $P_{OUT} \le Rated P_{OUT}$ into 50 Ω load, RBW=3 MHz, no oscillations

Note: Rated P_{OUT}=28.5dBm



Devenator	Specification		11	Condition	
Parameter	Min.	Тур.	Max.	Unit	Condition
EGSM 900 MHz Band GMSK Mode					$\label{eq:hominal test conditions unless otherwise stated. Temp=25 °C, V_{BATT}=3.6V, \\ V_{MODE}="Low", Freq=880MHz to 915MHz, \\ 25\% Duty Cycle, Pulse Width=1154 \mu s, P_{IN}=-2 dBm, BAND_SEL="Low", TX_EN="High", \\ V_{RAMP}/V_{BIAS}=V_{RAMP,MAX} \\ \end{tabular}$
Operating Frequency Range	880		915	MHz	
Input Power Range, P _{IN}	-2	+1	+4	dBm	
Maximum Output Power 1	34.5	35		dBm	Temp=25 °C, V _{BATT} =3.6V
Maximum Output Power 2	32.5	33		dBm	Temp=+85°C, V _{BATT} =3.2V
Total Efficiency (PAE)	47	53		%	Pin=+1dBm
Output Noise Power		-80	-79	dBm	925MHz to 935MHz, f ₀ =915MHz, P _{0UT} ≤Rated P _{0UT} , RBW=100kHz
		-83	-82	dBm	935MHz to 960MHz, $f_0=915$ MHz, $P_{OUT} \leq Rated P_{OUT}$, RBW=100kHz
Forward Isolation 1			-32	dBm	TX_EN=OV, V _{RAMP} =V _{RAMP,MIN} , P _{IN} =+4dBm
Forward Isolation 2			-10	dBm	V _{RAMP} =V _{RAMP,MIN} , P _{IN} =+4dBm
2f ₀ Harmonics		-15	-10	dBm	P _{OUT} ≤Rated P _{OUT}
3f ₀ Harmonics		-25	-15	dBm	P _{OUT} ≤Rated P _{OUT}
Fundamental Cross Band Coupling		-1	3	dBm	Measured at DCS_RF _{OUT} pin, $P_{OUT} \leq Rated P_{OUT}$ at GSM_RFOUT pin
2f ₀ , 3f ₀ Cross Band Coupling		-22	-17	dBm	Measured at DCS_RF _{OUT} pin, P _{OUT} ≤Rated P _{OUT} at GSM_RFOUT pin
All Other Non-harmonic Spurious			-36	dBm	Over P _{IN} range, P _{OUT} ≤Rated P _{OUT}
Input VSWR		2:1	3:1		
Output Load VSWR Stability			-36	dBm	Load VSWR=5:1 All phase angles. Set V_{RAMP} where $P_{OUT} \leq Rated P_{OUT}$ into 50Ω load, then load switched to 5:1 VSWR. Full P_{IN} Range, RBW=3MHz, no oscillations
Output Load VSWR Ruggedness	No damage	e or permanent de device	egradation to		Load VSWR=10:1 All phase angles, Set V_{RAMP} where $P_{OUT} \leq Rated P_{OUT}$ into 50Ω load, then load switched to VSWR=10:1

Note: V_{RAMP,MAX}=2.2V, V_{RAMP,MIN}=0.25V, Rated P_{OUT}=34.5dBm

Parameter



Condition

Nominal test conditions unless otherwise stated. Temp=25 °C, V_{BATT}=3.6V,

EGSM 900 MHz Band V_{MODE}="High", Freq=880MHz to 915MHz, 8PSK Mode 25% Duty Cycle, Pulse Width = $1154 \mu s$, BAND_SEL="Low", TX_EN="High", V_{RAMP}/V_{BIAS}="High" MHz **Operating Frequency Range** 880 915 Maximum Output Power 28.5 29 dBm Meeting EVM and ACPR Spectrum 13.5 20 dBm V_{RAMP}/V_{BIAS}="Low" Temp=-20°C to +85°C, V_{BATT}=3.2V to 4.5V 27.0 28 dBm 37.5 Gain, High Power Mode 31.5 34.5 dB P_{OUT}=Rated P_{OUT} EVM RMS 2.0 5.0 % P_{OUT} < Rated P_{OUT} 2.0 5.0 % $P_{OUT} \leq 27.0 \text{ dBm}, V_{CC} = 3.2 \text{ V to } 4.5 \text{ V},$ Temp=-20°C to +85°C ACPR and Spectrum Mask -60 -57 dBc At 400kHz in 30kHz BW, POUT ≤ Rated POUT -63 dBc At 600 kHz in 30 kHz BW, POUT <a>Attendrepsilon Rated POUT -65 ACPR and Spectrum Mask, -60 -56 dBc At 400kHz in 30kHz RBW. POUT≤27 dBm, Extreme Conditions V_{CC}=3.2V to 4.5V, Temp=-20°C to +85°C -65 -63 dBc At 600 kHz in 30 kHz RBW. $P_{OUT} \leq 27 \, dBm$, V_{CC}=3.2V to 4.5V, Temp=-20°C to +85°C **Output Noise Power** -80 -79 dBm 925 MHz to 935 MHz, fo=915 MHz, $P_{OUT} \leq Rated P_{OUT}$. RBW=100kHz 935 MHz to 960 MHz, f₀=915 MHz, -83 -81 dBm $P_{OUT} \leq Rated P_{OUT}$, RBW = 100 kHz 2fo Harmonics -15 -10 dBm $P_{OUT} \leq Rated P_{OUT}$ 3f₀ Harmonics -25 -15 dBm P_{OUT} < Rated P_{OUT} Fundamental Cross Band Coupling -1 3 dBm Measured at DCS_RF_{OUT} pin, P_{OUT} ≤ Rated P_{OUT} at GSM_RFOUT pin Measured at DCS_RF_{OUT} pin, 2f₀, 3f₀ Cross Band Coupling -22 -17 dBm $P_{OUT} \leq Rated P_{OUT}$ at GSM_RFOUT pin

2:1

Specification

Тур.

Min.

Unit

Max.

Note: Rated P_{OUT} =28.5dBm

Output Load VSWR Stability

Input VSWR

All Other Non-harmonic Spurious

-36

3:1

-36

dBm

dBm

P_{OUT}≤Rated P_{OUT}

POUT <- Rated POUT

no oscillations

Load VSWR=5:1 All phase angles,

 $P_{OUT} \leq Rated P_{OUT}$ into 50 Ω load, RBW = 3 MHz,



Devenenter	Specification			11	A 1111
Parameter	Min.	Тур.	Max.	Unit	Condition
DCS 1800 MHz Band GMSK Mode					$\label{eq:stated_states} \begin{array}{l} \mbox{Nominal test conditions unless otherwise} \\ \mbox{stated. Temp=25 °C, $V_{BATT}=3.6V, $V_{MODE}="Low", $Freq=1710MHz$ to $1785MHz$, $25\% Duty Cycle, Pulse Width=1154 μs, $P_{IN}=-2 dBm, $BAND_SEL="High", $TX_EN="High", $V_{RAMP}/V_{BIAS}=V_{RAMP,MAX}$ \end{array}$
Operating Frequency Range	1710		1785	MHz	
Input Power Range, P _{IN}	-2	+1	+4	dBm	
Maximum Output Power 1	32.0	33		dBm	Temp=25 °C, V _{BATT} =3.6V
Maximum Output Power 2	30	31		dBm	Temp=+85°C, V _{BATT} =3.2V
Total Efficiency (PAE)	43	50		%	Pin=+1dBm
Output Noise Power		-81	-77	dBm	1805 MHz to 1880 MHz, $f_0 = 1785$ MHz, P _{OUT} \leq Rated P _{OUT} , RBW = 100 KHz
Forward Isolation 1			-32	dBm	TX_EN=OV, V _{RAMP} =V _{RAMP,MIN} , P _{IN} =+4dBm
Forward Isolation 2			-10	dBm	V _{RAMP} =V _{RAMP,MIN} , P _{IN} =+4dBm
2f ₀ Harmonics		-20	-10	dBm	P _{OUT} ≤Rated P _{OUT}
3f ₀ Harmonics		-25	-15	dBm	P _{OUT} ≤Rated P _{OUT}
All Other Non-harmonic Spurious			-36	dBm	Over P _{IN} range, P _{OUT} ≤Rated P _{OUT}
Input VSWR		2:1	3:1		
Output Load VSWR Stability			-36	dBm	Load VSWR=5:1 All phase angles, Set V_{RAMP} where $P_{OUT} \leq Rated P_{OUT}$ into 50 Ω load, then load switched to VSWR=5:1, Full P_{IN} Range, RBW=3MHz, no oscillations
Output Load VSWR Ruggedness	No damage or permanent degradation to device				Load VSWR=10:1 All phase angles Set V _{RAMP} where P _{OUT} \leq Rated P _{OUT} into 50 Ω load, then load switched to VSWR=10:1

Note: V_{RAMP,MAX}=2.2V, V_{RAMP,MIN}=0.25V, Rated P_{OUT}=32.0dBm



Doxomotor		Specificatio	n	l loit-	O and disting	
Parameter	Min. Typ.		Max.	Unit	Condition	
DCS 1800 MHz Band 8PSK Mode					Nominal test conditions unless otherwise stated. Temp=25 °C, V _{BATT} =3.6V, V _{MODE} ="High", Freq=1710MHz to 1785MHz, 25% Duty Cycle, Pulse Width=1154 µs, BAND_SEL="High", TX_EN="High", V _{RAMP} /V _{BIAS} ="High"	
Operating Frequency Range	1710		1785	MHz		
Maximum Output Power Meeting EVM and ACPR Spectrum	28	28.5		dBm		
	13	18		dBm	V _{RAMP} /V _{BIAS} ="Low"	
	26	27		dBm	Temp=-20°C to +85°C, V _{BATT} =3.2V	
Gain, High Power Mode	32	35	38	dB	P _{OUT} =Rated P _{OUT}	
EVM RMS		2.0	5.0	%	P _{OUT} ≤Rated P _{OUT}	
		2.0	5.0	%	P _{OUT} ≤26dBm, V _{CC} =3.2V to 4.5V, Temp=-20°C to +85°C	
ACPR and Spectrum Mask		-60	-57	dBc	At 400kHz in 30kHz BW, P _{OUT} ≤Rated P _{OUT}	
		-70	-63	dBc	At 600kHz in 30kHz BW, P _{OUT} ≤Rated P _{OUT}	
ACPR and Spectrum Mask, Extreme Conditions		-60	-57	dBc	At 400kHz in 30kHz RBW, P _{OUT} ≤25.5dBm, Temp=-20°C to +85°C, V _{CC} =3.2V to 4.5V	
		-70	-63	dBc	At 600kHz in 30kHz RBW, P _{OUT} ≤25.5dBm, Temp=-20°C to +85°C, V _{CC} =3.2V to 4.5V	
Output Noise Power		-81	-77	dBm	1805MHz to 1880MHz, $f_0=1785$ MHz, P _{OUT} \leq Rated P _{OUT} , RBW=100kHz	
2f ₀ Harmonics		-20	-10	dBm	P _{OUT} ≤Rated P _{OUT}	
3f ₀ Harmonics		-25	-15	dBm	P _{OUT} ≤Rated P _{OUT}	
All Other Non-harmonic Spurious			-36	dBm	P _{OUT} ≤Rated P _{OUT}	
Input VSWR		2:1	3:1		P _{OUT} ≤Rated P _{OUT}	
Output Load VSWR Stability			-36	dBm	Load VSWR=5:1 All phase angles, $P_{OUT} \le Rated P_{OUT}$ into 50 Ω load, RBW=3MHz, no oscillations	

Note: Rated P_{OUT}=28dBm



Devenenter	Specification			11	
Parameter	Min.	Тур.	Max.	Unit	Condition
PCS 1900MHz Band GMSK Mode					$\label{eq:stated_states} \begin{array}{l} \mbox{Nominal test conditions unless otherwise} \\ \mbox{stated. Temp=25 °C, $V_{BATT}=3.6V,$} \\ \mbox{$V_{MODE}="Low", Freq=1850MHz$ to 1910MHz$,$} \\ \mbox{25% Duty Cycle, Pulse Width=1154$ μs, $P_{IN}=-2dBm, BAND_SEL="High", $TX_EN="High",$} \\ \mbox{$V_{RAMP}/V_{BIAS}=V_{RAMP,MAX}$} \end{array}$
Operating Frequency Range	1850		1910	MHz	
Input Power Range, P _{IN}	-2	+1	+4	dBm	
Maximum Output Power 1	32.0	33		dBm	Temp=25 °C, V _{BATT} =3.6V
Maximum Output Power 2	30	31		dBm	Temp=+85°C, V _{BATT} =3.2V
Total Efficiency (PAE)	45	53		%	Pin=+1dBm
Output Noise Power		-81	-77	dBm	1930MHz to 1990MHz, f ₀ =1910MHz, P _{OUT} ≤Rated P _{OUT} , RBW=100kHz
Forward Isolation 1			-32	dBm	TX_EN=OV, V _{RAMP} =V _{RAMP,MIN} , P _{IN} =+4dBm
Forward Isolation 2			-10	dBm	V _{RAMP} =V _{RAMP,MIN} , P _{IN} =+4dBm
2f ₀ Harmonics		-20	-10	dBm	P _{OUT} ≤Rated P _{OUT}
3f ₀ Harmonics		-25	-15	dBm	P _{OUT} ≤Rated P _{OUT}
All Other Non-harmonic Spurious			-36	dBm	Over P _{IN} range, P _{OUT} ≤32dBm
Input VSWR		2:1	3:1		
Output Load VSWR Stability			-36	dBm	Load VSWR=5:1 All phase angles, Set V_{RAMP} where $P_{OUT} \leq Rated P_{OUT}$ into 50 Ω load, then load switched to VSWR=5:1, Full P_{IN} Range, RBW=3MHz, no oscillations
Output Load VSWR Ruggedness	No damage or permanent degradation to device				Load VSWR=10:1 All phase angles, Set V_{RAMP} where $P_{OUT} \leq Rated P_{OUT}$ into 50 Ω load, then load switched to VSWR=10:1

Note: V_{RAMP,MAX}=2.2V, V_{RAMP,MIN}=0.25V, Rated P_{OUT}=32.0dBm



Paramatar		Specificatio	n	Unit	Condition	
Parameter	Min. Typ.		Max.	Unit	Condition	
PCS 1900 MHz Band 8PSK Mode					$\label{eq:stated} \begin{array}{l} \mbox{Nominal test conditions unless otherwise} \\ \mbox{stated. Temp=25 °C, $V_{BATT}=3.6V$,} \\ \mbox{$V_{MODE}="High", Freq=1850MHz$ to 1910MHz$,} \\ \mbox{$25\%$ Duty Cycle, Pulse Width=1154 $\mu$$,} \\ \mbox{$BAND_SEL="High", TX_EN="High", $V_{RAMP}/V_{BIAS}="High"} \end{array}$	
Operating Frequency Range	1850		1910	MHz		
Maximum Output Power Meeting EVM and ACPR Spectrum	28	28.5		dBm		
	13	18		dBm	V _{RAMP} /V _{BIAS} ="Low"	
	26	27		dBm	Temp=-20°C to +85°C, V _{BATT} =3.2V	
Gain, High Power Mode	32	35	38	dB	P _{OUT} =Rated P _{OUT}	
EVM RMS		2.0	5.0	%	P _{OUT} ≤Rated P _{OUT}	
		2.0	5.0	%	P _{OUT} ≤26dBm, V _{CC} =3.2V to 4.5V, Temp=-20°C to +85°C	
ACPR and Spectrum Mask		-60	-57	dBc	At 400kHz in 30kHz BW, P _{OUT} ≤Rated P _{OUT}	
		-70	-63	dBc	At 600kHz in 30kHz BW, P _{OUT} ≤Rated P _{OUT}	
ACPR and Spectrum Mask, Extreme Conditions		-60	-57	dBc	At 400kHz in 30kHz RBW, P _{OUT} ≤25.5dBm, Temp=-20°C to +85°C, V _{CC} =3.2V to 4.5V	
		-70	-63	dBc	At 600kHz in 30kHz RBW, P _{OUT} ≤25.5dBm, Temp=-20°C to +85°C, V _{CC} =3.2V to 4.5V	
Output Noise Power		-81	-77	dBm	1930MHz to 1990MHz, f ₀ =1910MHz, P _{OUT} ≤Rated P _{OUT}	
2f ₀ Harmonics		-20	-10	dBm	P _{OUT} ≤Rated P _{OUT}	
3f ₀ Harmonics		-25	-15	dBm	P _{OUT} ≤Rated P _{OUT}	
All Other Non-harmonic Spurious			-36	dBm	P _{OUT} ≤Rated P _{OUT}	
Input VSWR		2:1	3:1		P _{OUT} ≤Rated P _{OUT}	
Output Load VSWR Stability			-36	dBm	Load VSWR=5:1 All phase angles, $P_{OUT} \le Rated P_{OUT}$ into 50 Ω load, RBW=3MHz, no oscillations	

Note: Rated P_{OUT}=28dBm



rfmd.com



Pin	Function	Description
1	DCS_RFIN	RF input to the high-band PA. It is DC-blocked within the part.
2	BAND_SEL	Digital input enables either the low band or high band amplifier die within the module. A logic low selects Low Band (GSM850/EGSM900), a logic high selects High Band (DCS1800/PCS1900). This pin is a high impedance CMOS input with no pull-up or pull-down resistors.
3	TX_EN	Digital input enables or disables the internal circuitry. When disabled, the module is in the OFF state, and draws virtually zero current. This pin is a high impedance CMOS input with no pull-up or pull-down resistors.
4	VBATT	Main DC power supply for all circuitry in the RF3189. Traces to this pin will have high current pulses during operation so proper decoupling and routing should be observed.
5	VMODE	Digital input which internally adjusts settings to optimize amplifier performance for saturated or linear mode. A logic low selects saturated mode for GMSK modulation. A logic high selects linear mode for 8PSK modulation. This pin is a high impedance CMOS input with no pull-up or pull-down resistors.
6	VRAMP/VBIAS	In GMSK mode (where V_{MODE} = "Low"), the voltage on this pin controls the output power by varying the regulated collector voltage of the amplifiers. A logic high with V_{MODE} = "High" selects High Power EDGE Mode and a logic low with V_{MODE} = "High" selects low power EDGE Mode. This pin also acts as bias selection logic pin in EDGE mode. A logic high allows linear performance up to the highest supported output power. A logic low selects a low bias (current saving mode) which will only meet linearity performance at low power levels. An internal 300 kHz filter reduces switching ORFS resulting from transitions between DAC steps. Most systems will have no need for external V_{RAMP} filtering. This pin provides an impedance of approximately $60 k\Omega$.
7	GSM_RFIN	RF input to the low-band PA. It is DC-blocked within the part.
8	GND	Ground.
9	GSM_RFOUT	RF output from the low-band PA. It is DC-blocked within the part.
10	DCS_RFOUT	RF output from the high-band PA. It is DC-blocked within the part.
11	GND	Main ground pad in center of part. This pad should be tied to the main ground plane with as little loss as possible for optimum linearity.









Theory of Operation



Figure 1. RF3189 Power Amplifier Simplified Block Diagram of a Single Band

Overview

The RF3189 is designed for use as the final RF amplifier in GSM850, EGSM900, DCS and PCS handheld digital cellular equipment, and other applications operating in the 824 MHz to 915 MHz, and 1710 MHz to 1910 MHz bands. The RF3189 is a high power, dual mode GSM/EDGE, power amplifier with PowerStar® integrated power control. The integrated power control circuitry provides reliable control of saturated power by a single analog voltage (V_{RAMP}). This control voltage can be driven directly from a DAC output. PowerStar®'s predictable power versus V_{RAMP} relationship allows single-point calibration in each band. Single-point calibration enables handset manufacturers to achieve simple and efficient phone calibration in production.

The RF3189 also features an integrated saturation detection circuit, which is an industry first for standard PA module products. The saturation detection circuit automatically monitors battery voltage, and adjusts the power control loop to reduce transient spectrum degradation that would otherwise occur at low battery voltage conditions. Prior to the implementation of the saturation detection circuit, handset designers were required to adjust the ramp voltage within the system software. RFMD's saturation detection circuit reduces handset design time and ensures robust performance over broad operating conditions.





Power and Current Into Mismatch

Transmitters are often designed to operate only under perfect 50Ω loads. In the real application when a PA is subjected to mismatch conditions, performance degrades most likely in a reduction of output power, increased harmonic levels, increased transient spectrum, and catastrophic failures.

RF3189 has an integrated power flattening circuit that reduces the amount of current variation under load mismatch. When a mismatch is presented to the output of the PA, its output impedance is varied and could present a load that will increase output power. As the output power increases, so does current consumption. The current consumption can become very high if not monitored and limited. The power-flattening circuit is integrated onto the CMOS controller and requires no input from the user.

Into a mismatch, current varies as phase changes. The power-flattening circuit monitors current through an internal sense resistor. As current changes, the loop is adjusted in order to maintain current. Under nominal conditions, this loop is not activated and is seemingly transparent. The result is flatter power and reduced current into mismatch as shown in the following figures.



Test Condition: V_{BATT}=3.6V, RF_{IN}=1dBm, Temperature=25°C, Tx Frequency=915MHz

Figure 2. RF3189 Power Variation Under Mismatch VSWR 3:1









Figure 3. RF3189 Current Variation Under Mismatch VSWR 3:1

The design of a dual mode power amplifier module is a challenging process involving many performance trade-offs and compromises to allow it to perform well in both saturated and linear operating regions. This is most noticeable in the RF3189 GSM efficiency. A GSM only part can have its load line (output match) adjusted for maximum efficiency. In a dual-mode module, tuning of the load line must be balanced between GSM efficiency and EDGE linearity. The result is slightly lower GSM efficiency than a single mode (saturated only) power amplifier module. In addition, the RF3189 uses a special GaAs Heterojunction Bipolar Transistor (HBT) process technology which is not used in the most efficient GSM only power amplifiers. The special HBT process allows the RF3189 to provide excellent linear performance, Error Vector Magnitude (EVM), and Adjacent Channel Power Ratio (ACPR), yet maintain competitive GSM efficiency.





Modes of Operation

The RF3189 is a dual-mode saturated GSM and linear EDGE Power Amplifier. In GSM mode, the RF3189 is a traditional Power-Star® module, which means that the output power is controlled by the V_{RAMP} voltage. In EDGE mode, the RF3189 acts as a gain block where the output power is controlled by the input RF power. The input RF drive level is reduced from GSM mode to prevent saturation and limit output power. Figure 1 shows the Power Amplifier operating regions in GSM and EDGE mode.



Figure 4. RF3189 Power Amplifier Operating Regions in GSM/EDGE Mode

GSM applications typically require an input RF drive that is 3dB to 4dB higher than the 1dB compression point. GSM mode involves GMSK modulation, which is a constant envelope modulation and is not sensitive to amplitude non-linearities caused by the PA. Since the useful data in the GMSK modulation is entirely included in the phase, the amplifier may be operated in saturated mode (deep class AB) for optimum efficiency. Saturated output power for the RF3189 is controlled by the voltage on the V_{RAMP} pin.

Linear EDGE applications require a linear power amplifier to transfer 8PSK modulation with minimal distortion. Since an 8PSK signal has information encoded in both amplitude and phase, the use of a saturated PA is not trivial and requires a more complex system. The traditional way to design a transmitter that is required to convey both phase and amplitude modulation is through the use of a linear power amplifier (Class A). In the RF3189, the bias is held at a constant level such that the device is operating in linear region, and the output RF level is directly proportional to the input RF level. The RF3189 is used as a linear amplifier by selecting low or high bias mode by applying voltage on the V_{BIAS}/V_{RAMP} pin and reducing the input power to the PA such that the device enters a linear operational region. Output power is controlled by applying the proper amplitude signal to the RF input terminal.





GSM (Saturated) Mode

In GSM mode, RF3189 operates as a traditional PowerStar® module. The incorporated control loop regulates the collector voltage of the amplifiers while the stages are held at a constant bias. The basic circuit diagram is shown in Figure 2.



Figure 5. RF3189 Basic Circuit

By regulating the collector voltage (V_{CC}), the stages are held in saturation across all power levels. As V_{CC} is decreased, output power decreases as described by Equation 1. The equation shows that load impedance affects output power, but to a lesser degree than V_{CC} supply variations. Since the RF3189 regulates V_{CC} , the dominant cause of power variation is eliminated.

$$P_{OUT_{dBm}} = 10\log \frac{(2 \cdot V_{CC} - V_{SAT})^2}{8 \cdot R1 \cdot 10^{-3}}$$
 (Eq. 1)

RF3189 power is ramped up and down through the V_{RAMP} control voltage which in turn controls the collector voltage of the amplifier stages. The RF signal applied at the RF_{IN} pin must be a constant amplitude signal and should be high enough to saturate the amplifier in the GSM mode. The input power (P_{IN}) range is indicated in the specifications. Power levels below this range will result in reduced maximum output power and the potential for more variation of output power over extreme conditions. Higher input power is unnecessary and will require more current in the circuitry driving the power amplifier and will increase the minimum output power of the RF3189.

The saturation detector circuit monitors the V_{BATT} and V_{CC} voltages and adjusts the power control loop to prevent the seriespass FET regulator from entering saturation. If the V_{CC} regulator were to saturate, the response time would increase dramatically. This is undesirable because the V_{CC} regulator must accurately follow the burst ramp up or ramp down applied to the V_{RAMP} pin, or the transient spectrum will degrade.

EDGE (Linear) Mode

In EDGE mode, V_{CC} is fixed and one of two preset bias ranges is selectable by the V_{BIAS} pin. EDGE mode gain is reduced from GSM mode by switchable attenuators and the RF3189 operates as a linear amplifier where output power is directly controlled by input power. The RF signal applied to the RF_{IN} pin must be accurately controlled to produce the desired output amplitude and burst ramping. The RF_{IN} power must be maintained so that the amplifier is operating in its linear region. If the input drive is too high, the amplifier will begin to saturate causing the ACPR and EVM performance to degrade. The most sensitive of these on the RF3189 is the +/-400kHz offset ACPR. As the amplifier approaches saturation, this will be the first parameter to show significant degradation.

During production calibration of a system containing the RF3189, the PA gain and other parameters must be determined. After that, the RF3189 functions as a fixed gain block while the system adjusts input power such that the output from the transmitter meets the desired system specifications.



Since the RF3189 operates as a gain block in EDGE mode, gain variation over extreme conditions must be considered when determining the output power that a specific input power will produce. Special attention must be given to ensure that the output power of the PA does not go higher than the maximum linear output that the PA can provide with acceptable EVM and ACPR performance.

A large portion of the total current in a linear amplifier is necessary to bias the transistors so that the output remains linear. In an EDGE system where there are a range of output power levels used (PCLs), an amplifier biased to operate at a high power will be very inefficient at low power levels. Conversely, an amplifier biased to operate at a low power will not be linear at high power levels. The maximum linear power of an amplifier is determined during design, but can be adjusted to some extent by the quiescent current through the amplifier transistors.

The RF3189 incorporates a digital bias control in EDGE mode. This allows the system designer to select a reduced quiescent current in the power amplifier when operating at lower output power levels, resulting in improved efficiency. Low bias mode for the RF3189 is selected by a low on the V_{BIAS} pin. In low bias mode the PA can only be operated at or below a specified output power level while maintaining linearity.

Power Ramping and Timing

The RF3189 should be powered on according to the Power-On Sequence provided in the datasheet. The power on sequence is designed to prevent operation of the amplifier under conditions that could cause damage to the device or erratic operation.

In the Power-On Sequence, there are some set-up times associated with the control signals of the RF3189. The most important of these is the settling time between TXEN going high and when V_{RAMP} can begin to increase. This time is often referred to as the "pedestal" and is required so that the internal power control loop and bias circuitry can settle after being turned on. The RF3189 requires at least 1.5 µs or two quarter bit times for proper settling of the power control loop.



Figure 6. ETSI Time Mask for a Single GSM Time Slot

The V_{RAMP} waveform used with the RF3189 must be created such that the output power falls into this power versus time mask. The ability to ramp the RF output power to meet ETSI switching transient and time mask requirements partially depends upon the predictability of output power versus V_{RAMP} response of the power amplifier. The PowerStar® control in the RF3189 is very capable of meeting switching transient requirements with the proper raised cosine waveform applied to the V_{RAMP} input. The ramping waveform on V_{RAMP} must not start until after TX_EN is asserted. A ramp of about 12 us is required to control switching transients at high power levels.



The V_{RAMP} voltage range should be limited to min and max values in the specifications to avoid damage or undesirable operation. At some voltage below 0.3V, the CMOS controller switches off and turns off the PA. The effect of this is a discontinuity in the response curve. In order to guarantee minimum switching transients, it is recommended that the minimum ramp voltage be set slightly above the voltage where this discontinuity occurs (See Figure 3). The V_{RAMP} voltage at which the discontinuity occurs is unique to the design of the part and does not shift significantly across process. Figure 7 shows the power versus V_{RAMP} response curve for five parts which represent typical process variation of the discontinuity



Test Condition: 824 MHz, 3.6V $_{\text{BATT}}$, 1 dBm RFIN, 25 ° C Temp.

Figure 7. RF3189 LB POUT versus VRAMP

As the V_{RAMP} voltage approaches its maximum, the linear regulator in the CMOS saturates, the output power reaches its maximum level, and the V_{RAMP} versus Output Power curve levels out. The saturation point of the linear regulator is directly proportional to the V_{BATT} supply voltage applied. The V_{RAMP} voltage can be increased above the saturation level, but the PA will not produce any higher output power. It is not recommended to apply a V_{RAMP} voltage above the absolute maximum specification, as the part could be damaged.

When the FET pass-device in the linear regulator saturates, the response time of the regulated voltage slows significantly. If the control voltage changes (as in ramp-down) the saturated linear regulator does not react fast enough to follow the ramp-down curve. The result is a discontinuity in the output power ramp and degraded switching transients. This usually occurs at low V_{BATT} levels where the regulated V_{CC} voltage is very near the supply voltage. The RF3189 incorporates a saturation detection circuit which senses if the FET pass-device is entering saturation and reduces V_{CC} to prevent it. This relieves the requirement of the transceiver controller to adjust the maximum V_{RAMP} when the battery voltage is low.

Design Considerations

There are several key factors to consider in the implementation of a mobile phone transmitter solution using the RF3189:

• System efficiency:

The RF output match can be designed to improve system efficiency by presenting a non 50Ω load. Output matching circuits for the RF3189 should be a compromise between system efficiency and power as well as EDGE linearity. Optimal matching for GSM mode alone may degrade the linear performance beyond system specifications.



• Power variation due to supply voltage:

Output power does not vary due to supply voltage under normal operating conditions. By regulating the collector voltage to the PA the voltage sensitivity is essentially eliminated. This covers most cases where the PA will be operated. However, as the battery discharges and V_{BATT} approaches its lower operating limit, the output power from the PA will start to drop. This cannot be avoided as a certain supply voltage is required to produce full output power. System specifications must allow for this power decrease.

Switching Transients due to low battery conditions are reduced by the saturation detection circuit in RF3189. The saturation detection circuit consists of a feedback loop which detects FET saturation. As the FET approaches saturation, the circuit adjusts the V_{CC} voltage in order to ensure minimum switching transients. The saturation detection circuit is integrated into the CMOS controller and requires no additional input from the user.

• Power variation due to temperature

RF3189 output power variation due to temperature is largest at low power levels and decreases at the upper power levels. This follows the ETSI specification limits which allow a larger tolerance over extreme conditions at low power levels. Since output power is controlled by an analog input, factors other than the power amplifier will have an effect on total system power variation. The entire system containing the RF3189 should be tested to determine whether compensation is necessary. At high temperatures and low battery voltages, the PA cannot support as high of an output power. In this condition, increasing V_{RAMP} will not provide more output power, so compensation may not provide the intended result.

Noise Power

The bias point of the RF3189 is kept constant and the gain in the first stage is always high. This has the effect of maintaining a consistent noise power which does not increase at reduced output power levels. For that reason, noise power is at its highest when V_{RAMP} is at its maximum. The RF3189 does not create enough noise in the receive band to cause system receive band noise power failures, but it may amplify noise from other sources. Care must be taken to prevent noise from entering the power amplifier.

Loop Stability and Loop Bandwidth variation across power levels

The design of a proper power control loop involves trade-offs affecting stability, transient spectrum and burst timing. In non-PowerStar® architectures, backing off power causes gain variation which can affect loop bandwidth. In RF3189 the loop bandwidth is determined by V_{CC} regulator bandwidth and does not change over output power. Loop stability is maintained since amplifier bias voltage is constant.

• Transient Spectrum

Switching transients occur when the up and down power ramps are not smooth enough, or suddenly change shape. If the control slope of a PA has an inflection point within the output power control range, or if the slope is too steep, switching transients will result. In RF3189 all stages are kept constantly biased and the output power is controlled by changing the collector voltage according to Equation 1. Inflection points are eliminated by this design. In addition, the steepness of the power control slope is reduced because V_{RAMP} actively controls output power over a larger voltage range than many other power amplifiers.

• Harmonics

Harmonics are natural products of high efficiency, saturated power amplifiers. An ideal, class 'E', saturated power amplifier will produce a perfect square wave. Looking at the Fourier transform of a square wave reveals high harmonic content. Although this is common to all saturated power amplifiers, there are other factors that contribute to harmonic content as well. With many power control methods, a peak power detector is used to rectify and sense forward power. Through the rectification process, there is additional squaring of the waveform resulting in higher harmonics. The RF3189 has no need for the detector diode; therefore, the harmonics coming out of the PA should represent maximum power of the harmonics throughout the transmit chain. This is based on proper harmonic termination of the transmit port. The receive port termination on antenna switch as well as the harmonic impedance from the switch itself will have an impact on harmonics. These terminations should be adjusted to correct problems with harmonics.





• Multimode Operation

When a GSM TDMA frame contains bursts of different modulation types (EDGE, GSM), a linear EDGE power amplifier must be ramped down, the mode changed, and the power ramped back up again during the guard period between bursts. This requires precise timing of control signals with less room for margin when compared to multiple timeslots with the same modulation. The RF3189 is designed to operate in different modes in adjacent timeslots provided that the control signals are properly applied. The system must be capable of controlling the RF input drive timing separately from the V_{MODE} and V_{RAMP} control signals. Failure to provide the proper timing will produce switching transients.





Power On Sequence



Dual Mode Operation

MODE	V _{MODE}	RF INPUT	V _{RAMP} /V _{BIAS}	TX ENABLE
GSM	Low	FIXED	Analog voltage that proportionally regulates collector voltage. Controls output power level. (GSM Burst Ramp Control)	High (Normal) Low (Isolation)
8PSK	High	Ramped burst from Variable Gain Amplifier or Source (GSM Burst Ramp Control)	High ¹ Low ²	High (Normal) Low (Isolation)

Note: When V_{MODE} is low (GMSK mode), the voltage on V_{RAMP}/V_{BIAS} is used to regulate the PA collector voltage which directly controls the output power. When V_{MODE} is high (8PSK mode), the PA collector voltage is regulated to 3.6V. The supply for the PA base bias can be selected via the V_{RAMP}/V_{BIAS} pin to optimize current drain for low or high power ranges.

¹ Normal current consumption for maximum linear output power.

² Reduced current consumption for improved efficiency at low PCL's.











Evaluation Board Schematic





Evaluation Board Layout Board Size 2.0" x 2.0" Board Thickness 0.046", Board Material Rogers R04003, Multi-Layer



RFMD »)))) rfmd.com



NOTES:

- SHADED AREAS REPRESENT PIN 1 LOCATION.
 FILL IN THE YYWW NOTATION WITH THE DATE CODE

YY = YEAR WW = WORK WEEK

TRACE CODE TO BE ASSIGNED BY SUBCON



PCB Design Requirements

PCB Surface Finish

The PCB surface finish used for RFMD's qualification process is electroless nickel, immersion gold. Typical thickness is 3µinch to 8µinch gold over 180µinch nickel.

PCB Land Pattern Recommendation

PCB land patterns for RFMD components are based on IPC-7351 standards and RFMD empirical data. The pad pattern shown has been developed and tested for optimized assembly at RFMD. The PCB land pattern has been developed to accommodate lead and package tolerances. Since surface mount processes vary from company to company, careful process development is recommended.

PCB Metal Land and Solder Mask Pattern



PCB Stencil Pattern



A= 0.31 mm Sq Typ B= 0.37 x 1.44 mm Typ C= 1.48 x 2.02 mm Typ

STENCIL PATTERN





Tape and Reel

Carrier tape basic dimensions are based on EIA 481. The pocket is designed to hold the part for shipping and loading onto SMT manufacturing equipment, while protecting the body and the solder terminals from damaging stresses. The individual pocket design can vary from vendor to vendor, but width and pitch will be consistent.

Carrier tape is wound or placed onto a shipping reel either 330mm (13 inches) in diameter or 178mm (7 inches) in diameter. The center hub design is large enough to ensure the radius formed by the carrier tape around it does not put unnecessary stress on the parts.

Prior to shipping, moisture sensitive parts (MSL level 2a-5a) are baked and placed into the pockets of the carrier tape. A cover tape is sealed over the top of the entire length of the carrier tape. The reel is sealed in a moisture barrier ESD bag with the appropriate units of desiccant and a humidity indicator card, which is placed in a cardboard shipping box. It is important to note that unused moisture sensitive parts need to be resealed in the moisture barrier bag. If the reels exceed the exposure limit and need to be rebaked, most carrier tape and shipping reels are not rated as bakeable at 125°C. If baking is required, devices may be baked according to section 4, table 4-1, of Joint Industry Standard IPC/JEDEC J-STD-033.

The table below provides information for carrier tape and reels used for shipping the devices described in this document.

Tape and Reel

RFMD Part Number	Reel Diameter Inch (mm)	Hub Diameter Inch (mm)	Width (mm)	Pocket Pitch (mm)	Feed	Units per Reel
RF3189TR13	13 (330)	4 (102)	12	8	Single	2500





Figure 1. 5 mmx5 mm (Carrier Tape Drawing with Part Orientation)