

MP2224 High-Efficiency, 4A, 18V, 500kHz Synchronous Step-Down Converter

The Future of Analog IC Technology

DESCRIPTION

The MP2224 is a high-efficiency, synchronous, rectified, step-down, switch-mode converter with built-in power MOSFETs. It offers a very compact solution to achieve a 4A output current with excellent load and line regulation over a wide input supply range. The MP2224 has synchronous mode operation for higher efficiency over the output current load range.

Current-mode operation provides fast transient response and eases loop stabilization.

Full protection features include over-current protection and thermal shutdown.

The MP2224 requires a minimal number of readily available, standard, external components and is available in a space-saving 8-pin TSOT23 package.

FEATURES

- Wide 4.5V to 18V Operating Input Range
- Adjustable Output Voltage as low as 0.6V
- Low 70m $\Omega/25m\Omega$ R_{DS(ON)} of Internal Power MOSFETs
- High Efficiency up to 97%
- Fixed 500kHz Switching Frequency
- Synchronizes from a 200kHz to 2MHz External Clock
- 2.4ms Internal Soft-Start Time
- 1% Reference Accuracy at Room Temperature
- Internal Power-Save Mode
- OCP with Hiccup Mode
- Available in 8-pin TSOT23

APPLICATIONS

- Flat-Panel Television and Monitors
- Notebook Systems and I/O Power
- Digital Set-Top Boxes
- Distributed Power Systems

All MPS parts are lead-free, halogen-free, and adhere to the RoHS directive. For MPS green status, please visit the MPS website under Quality Assurance. "MPS" and "The Future of Analog IC Technology" are registered trademarks of Monolithic Power S ystems, Inc.



TYPICAL APPLICATION



ORDERING INFORMATION

Part Number*	Package	Top Marking
MP2224GJ	TSOT23-8	See Below

For Tape & Reel, add suffix –Z (e.g. MP2224GJ–Z)

TOP MARKING

|AULY

AUL: Product code of MP2224GJ Y: Year code



PACKAGE REFERENCE



ABSOLUTE MAXIMUM RATINGS ⁽¹⁾

V _{IN} 0.3V to 20V
V _{SW}
-0.3V (-5V for <10ns) to V_{IN} +0.3V (23V for
<10ns)
V _{BST}
All other pins0.3V to $5.5V^{(2)}$
Continuous power dissipation $(T_A = +25^{\circ}C)^{(3)}$
TSOT23-81.25W
Junction temperature150°C
Lead temperature
Storage temperature65°C to 150°C

Recommended Operating Conditions ⁽⁴⁾

Thermal Resistance ⁽⁵⁾ *θ_{JA} θ_{JC}* TSOT23-8...... 100..... 55... °C/W

Notes:

- 1) Exceeding these ratings may damage the device.
- For additional details on EN's ABS MAX rating, please refer to Page 11, the "Enable/SYNC Control" section.
- 3) The maximum allowable power dissipation is a function of the maximum junction temperature T_J (MAX), the junction-toambient thermal resistance θ_{JA} , and the ambient temperature T_A. The maximum allowable continuous power dissipation at any ambient temperature is calculated by P_D (MAX) = (T_J (MAX)-T_A)/ θ_{JA} . Exceeding the maximum allowable power dissipation produces an excessive die temperature, causing the regulator to go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage.
- The device is not guaranteed to function outside of its operating conditions.
- 5) Measured on JESD51-7, 4-layer PCB.



ELECTRICAL CHARACTERISTICS

 $V_{IN} = 12V$, $T_J = -40^{\circ}C$ to $+125^{\circ}C^{(6)}$, Typical value is tested at $T_J = +25^{\circ}C$, unless otherwise noted.

Parameter	Symbol	Condition	Min	Тур	Max	Units
Supply current (shutdown)	I _{IN}	$V_{EN} = 0V, T_J = 25^{\circ}C$			1	μA
Supply current (shutdown)	I _{IN}	$V_{EN} = 0V$			3	μA
Supply current (quiescent)	Ι _Q	$V_{EN} = 2V, V_{FB} = 0.7V$		320	400	μA
HS switch-on resistance	HS _{RDS-ON}	$V_{BST-SW} = 5V$		70		mΩ
LS switch-on resistance	LS _{RDS-ON}	$V_{CC} = 5V$		25		mΩ
Switch leakage	SW _{LKG}	$V_{EN} = 0V, V_{SW} = 12V, T_J = 25^{\circ}C$			1	μA
Current limit (7)	I _{LIMIT}	Under 40% duty cycle	5.5			А
Oscillator frequency	F _{sw}	V _{FB} = 0.48V	380	500	580	kHz
Foldback frequency	F _{FB}	V _{FB} < 300mV		0.56		F_{SW}
Maximum duty cycle	D _{MAX}	$V_{FB} = 500 \text{mV}$	90	95		%
Minimum on time ⁽⁸⁾	T _{ON_MIN}			50		ns
Sync frequency range	F _{SYNC}		0.2		2	MHz
Feedback voltage	V _{FB}	$T_J = 25^{\circ}C$	594	600	606	mV
Feedback voltage	V _{FB}		591	600	609	mV
Feedback current	I _{FB}	$V_{FB} = 620 mV$		10	50	nA
EN rising threshold	$V_{\text{EN}_{\text{RISING}}}$		1.15	1.4	1.65	V
EN hysteresis	V_{EN_HYS}			160		mV
EN input current	I _{EN}	V _{EN} = 2V		1.85		μA
	LIV	$V_{EN} = 0$		0		μA
EN turn-off delay	EN _{td-off}		5	10		μs
VIN under-voltage lockout threshold-rising	INUV _{Vth}		3.85	4.1	4.35	V
VIN under-voltage lockout threshold-hysteresis	INUV _{HYS}			735		mV
Soft-start time	T _{SS}	10% to 90% output voltage		2.4		ms
Thermal shutdown (8)	T _{SD}			150		°C
Thermal hysteresis ⁽⁸⁾	$T_{SD_{HYS}}$			20		°C

Notes:

6) Not tested in production. Guaranteed by over-temperature correlation.

Guaranteed by engineering sample characterization. Guaranteed by design. 7)

8)



TYPICAL PERFORMANCE CHARACTERISTICS

Performance waveforms are tested on the evaluation board described in the Design Example section.





www.MonolithicPower.com

MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2015 MPS. All Rights Reserved.



TYPICAL PERFORMANCE CHARACTERISTICS (continued)

Performance waveforms are tested on the evaluation board described in the Design Example section.







TYPICAL PERFORMANCE CHARACTERISTICS (continued)

Performance waveforms are tested on the evaluation board described in the Design Example section.





1ms/div.

www.MonolithicPower.com

MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.

© 2015 MPS. All Rights Reserved.

40µs/div.

2ms/div.



TYPICAL PERFORMANCE CHARACTERISTICS (continued)

Performance waveforms are tested on the evaluation board described in the Design Example section.

 V_{IN} = 12V, V_{OUT} = 3.3V, T_{A} = 25°C, unless otherwise noted.



Transient Response I_{OUT}=2A-4A, 2.5A/µs







MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2015 MPS. All Rights Reserved.



PIN FUNCTIONS

Pin #	Name	Description	
1	AGND	Analog Ground. Connect AGND to GND.	
2	IN	Supply Voltage . The MP2224 operates from a 4.5V to 18V input rail. IN requires C1 to decouple the input rail. Connect using a wide PCB trace.	
3	SW	Switch Output. Connect using a wide PCB trace.	
4	GND	Power Ground. GND requires special consideration during PCB layout. Connect to GND with copper traces and vias.	
5	BST	Bootstrap . BST requires a capacitor between the SW and BST pins to form a floating supply across the high-side switch driver.	
6	EN/SYNC	EN high to enable the MP2224. An external clock can be applied to EN to change the switching frequency.	
7	VCC	Bias Supply. Decouple with a 0.1µF to 0.22µF capacitor.	
8	FB	Feedback. Connect FB to the tap of an external resistor divider from the output to GND to set the output voltage. The frequency foldback comparator lowers the oscillator frequency when the FB voltage is below 480mV to prevent current-limit runaway during a short-circuit fault condition.	



FUNCTIONAL BLOCK DIAGRAM



Figure 1: Functional Block Diagram



OPERATION

The MP2224 is a high-efficiency, synchronous, rectified, step-down, switch-mode converter with built-in power MOSFETs. It offers a very compact solution to achieve a 4A output current with excellent load and line regulation over a wide input supply range.

The MP2224 operates in a fixed-frequency, peak-current-control mode to regulate the output voltage. An internal clock initiates a PWM cycle. The integrated high-side power MOSFET turns on and remains on until the current reaches the value set by the COMP voltage. When the power switch is off, it remains off until the next clock cycle starts. If the current in the power MOSFET does not reach the value set by the COMP value (within 95% of one PWM period), the power MOSFET is forced to turn off.

VCC Regulator

A 5V internal regulator powers most of the internal circuitries. This regulator takes the V_{IN} input and operates in the full V_{IN} range. When V_{IN} is greater than 5.0V, the output of the regulator is in full regulation. When V_{IN} is lower than 5.0V, the output decreases, and the part requires a 0.1µF ceramic capacitor to decouple noise.

AAM Operation

The MP2224 has advanced asynchronous modulation (AAM), which is the internal power-save mode for light-load operation. AAM voltage (V_{AAM}) is fixed internally. In a heavy-load condition, the V_{COMP} is higher than V_{AAM} . When the clock pulses high, the high-side power MOSFET turns on and remains on until $V_{ILsense}$ reaches the value set by the COMP voltage. The internal clock resets every time V_{COMP} is higher than V_{AAM} .

In a light-load condition, the value of V_{COMP} becomes lower. When V_{COMP} is less than V_{AAM} and V_{FB} is less than V_{REF} , V_{COMP} ramps up until it exceeds V_{AAM} . During this time, the internal clock is blocked, causing the MP2224 to skip pulses for pulse frequency modulation (PFM) mode, which achieves the light-load power save.



Figure 2: Simplified AAM Control Logic

In a light-load condition, the inductor peak current is set internally to about 800mA (see Figure 2).

Error Amplifier

The error amplifier compares the FB voltage against the internal 0.6V reference (REF) and generates COMP voltage as the output — COMP controls the power MOSFET current. The optimized internal compensation network minimizes the external component count and simplifies the control loop design.

Enable/SYNC Control

EN/SYNC is a digital control pin that turns the converter on and off. Drive EN/SYNC high to turn on the converter; drive it low to turn it off. An internal $1M\Omega$ resistor from EN/SYNC to GND allows EN/SYNC to be floated to shut down the chip.

EN/SYNC is clamped internally using a 5.6V series-Zener-diode (see Figure 3). Connecting the EN/SYNC input pin through a pull-up resist or to the voltage on the V_{IN} pin limits the EN/SYNC input current to less than 100µA.

For example, with 12V connected to Vin, $R_{PULLUP} \ge (12V - 5.6V) \div 100\mu A = 64k\Omega$.

Connecting EN/SYNC directly to a voltage source without a pull-up resistor requires limiting the amplitude of the voltage source to $\leq 5V$ to prevent damage to the Zener diode.



Figure 3: 5.6V Zener Diode Connection



To use external clock synchronization, connect a clock with a frequency range between 200kHz and 2MHz. The internal clock rising edge will synchronize with the external clock rising edge. Meanwhile the width of the high level should be longer than 250ns, and the width of low level should be longer than 100ns.

Under-Voltage Lockout (UVLO)

Under-voltage lockout (UVLO) protects the chip from operating at an insufficient supply voltage. The MP2224 UVLO comparator monitors the output voltage of the internal regulator (VCC). The UVLO rising threshold is about 4.1V while its falling threshold is 3.4V.

Soft Start

The soft start prevents the converter output voltage from overshooting during start-up. When the chip starts up, the internal circuitry generates a soft-start voltage (SS) that ramps up from 0V to VCC. When SS is lower than REF, the error amplifier uses SS as the reference. When SS is higher than REF, the error amplifier uses REF as the reference.

The SS time is set to 2.4ms internally.

Over-Current Protection and Hiccup

The MP2224 has a cycle-by-cycle over-current limit, which limits the inductor current in case of an output over load or short circuit (SC). If the over load or SC events last long, the FB voltage can drop below the under-voltage (UV) threshold—typically 30% of the reference. Once UV is triggered, the MP2224 enters hiccup mode to restart the part periodically. This protection mode is especially useful when the output is dead shorted to ground. The average short-circuit current is greatly reduced to alleviate thermal issues and protect the regulator. The MP2224 exits hiccup mode once the over-current condition is removed.

Thermal Shutdown

Thermal shutdown prevents the chip from operating at exceedingly high temperatures. When the temperature of the silicon reaches 150°C, the whole chip shuts down. When the temperature drops below its lower threshold, (typically 130°C), the chip is enabled again.

Floating Driver and Bootstrap Charging

An external bootstrap capacitor powers the floating power MOSFET driver. This floating driver has its own UVLO protection. This UVLO's rising threshold is 2.6V with a hysteresis of 350mV. The bootstrap capacitor voltage is regulated internally by V_{IN} through D1, M1, C4, L1, and C2 (see Figure 4). If (V_{BST} - V_{SW}) exceeds 5V, U1 will regulate M1 to maintain a 5V BST voltage across C4.



Figure 4: Internal Bootstrap Charging Circuit

Start-Up and Shutdown

If both V_{IN} and EN exceed their respective thresholds, the chip starts up. The reference block starts up first, generating stable reference voltage, and then the internal regulator is enabled. The regulator provides a stable supply for the remaining circuitries.

Three events can shut down the chip: EN low, V_{IN} low, and thermal shutdown. During the shutdown procedure, the signaling path is blocked first to avoid any fault triggering. The COMP voltage and the internal supply rail are then pulled down. The floating driver is not subject to this shutdown command.



APPLICATION INFORMATION

Setting the Output Voltage

The external resistor divider sets the output voltage (see Typical Application on page 1). Also, the feedback resistor R1 sets the feedback loop bandwidth with the internal compensation capacitor. First, choose a value for R1, R2 is then given with Equation (1):

$$R2 = \frac{R1}{\frac{V_{out}}{\frac{0.6V}{0.6V} - 1}}$$
 (1)

The feedback network—as shown in Figure 5— is highly recommended.



Figure 5: Feedback Network

Table 1 lists the recommended resistors values for common output voltages.

Table 1: Component Selection for Common Output Voltages ⁽⁹⁾

Output Voltages			
V _{OUT} (V)	R1 (kΩ)	R2 (kΩ)	
1.0	120	180	
1.2	120	120	
1.35	100	80.6	
1.5	80.6	53.6	
1.8	80.6	40.2	
2.5	80.6	25.5	
3.3	40.2	8.87	
5	40.2	5.49	

9) The recommended parameters are based on a 500kHz switching frequency. Different output inductors and capacitors affect the recommended values of R1 and R2. For the other components' parameters, please refer to the TYPICAL APPLICATION CIRCUITS on pages 16-18.

Selecting the Inductor

Use a 1μ H to 10μ H inductor with a DC current rating at least 25% higher than the maximum load current for most applications. For highest efficiency, use an inductor with a DC resistance less than $15m\Omega$. For most designs, the inductance value can be derived from Equation (2).

$$L_{1} = \frac{V_{OUT} \times (V_{IN} - V_{OUT})}{V_{IN} \times \Delta I_{L} \times f_{OSC}}$$
(2)

Where ΔI_L is the inductor ripple current.

Choose the inductor ripple current to be approximately 30% of the maximum load current. The maximum inductor peak current is:

$$I_{L(MAX)} = I_{LOAD} + \frac{\Delta I_{L}}{2}$$
(3)

Use a larger inductor for improved efficiency under light-load conditions—below 100mA.

Selecting the Input Capacitor

The input current to the step-down converter is discontinuous, therefore it requires a capacitor to supply the AC current to the step-down converter while maintaining the DC input voltage. Use low ESR capacitors for the best performance. Use ceramic capacitors with X5R or X7R dielectrics for best results because of their low ESR and small temperature coefficients. For most applications, use a 22μ F capacitor.

Since C1 absorbs the input switching current, it requires an adequate ripple current rating. The RMS current in the input capacitor can be estimated with Equation (4):

$$I_{C1} = I_{LOAD} \times \sqrt{\frac{V_{OUT}}{V_{IN}}} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right)$$
(4)

The worse case condition occurs at $V_{IN} = 2V_{OUT}$, see Equation (5):

$$I_{C1} = \frac{I_{LOAD}}{2}$$
(5)

For simplification, choose an input capacitor with an RMS current rating greater than half of the maximum load current.

The input capacitor can be electrolytic, tantalum, or ceramic. When using electrolytic or tantalum capacitors, add a small, high-quality ceramic capacitor (e.g. 0.1μ F) placed as close to the IC



as possible. When using ceramic capacitors, make sure that they have enough capacitance to provide sufficient charge to prevent excessive voltage ripple at the input. The input voltage ripple caused by capacitance can be estimated with Equation (6):

$$\Delta V_{IN} = \frac{I_{LOAD}}{f_{S} \times C1} \times \frac{V_{OUT}}{V_{IN}} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right)$$
(6)

Selecting the Output Capacitor

The output capacitor (C2) maintains the DC output voltage. Use ceramic, tantalum, or low ESR electrolytic capacitors. For best results, use low ESR capacitors to keep the output voltage ripple low. The output voltage ripple can be estimated with Equation (7):

$$\Delta V_{\text{OUT}} = \frac{V_{\text{OUT}}}{f_{\text{S}} \times L_{1}} \times \left(1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}}\right) \times \left(R_{\text{ESR}} + \frac{1}{8 \times f_{\text{S}} \times C2}\right) \quad (7)$$

Where L_1 is the inductor value and R_{ESR} is the equivalent series resistance (ESR) value of the output capacitor.

For ceramic capacitors, the capacitance dominates the impedance at the switching frequency, and the capacitance causes the majority of the output voltage ripple. For simplification, the output voltage ripple can be estimated with Equation (8):

$$\Delta V_{\text{OUT}} = \frac{V_{\text{OUT}}}{8 \times f_{\text{S}}^{2} \times L_{1} \times C2} \times \left(1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}}\right)$$
(8)

For tantalum or electrolytic capacitors, the ESR dominates the impedance at the switching frequency. For simplification, the output ripple can be approximated with Equation (9):

$$\Delta V_{\text{OUT}} = \frac{V_{\text{OUT}}}{f_{\text{S}} \times L_{1}} \times \left(1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}}\right) \times R_{\text{ESR}}$$
(9)

The characteristics of the output capacitor also affect the stability of the regulation system. The MP2224 can be optimized for a wide range of capacitance and ESR values.

External Bootstrap Diode

BST voltage may become insufficient in particular conditions. In these cases an external bootstrap diode can enhance the efficiency of the regulator and help avoid an output ripple caused by BST voltage insufficiency during PFM operation at light load.

For better efficiency, the diode is needed if the conditions below occur at the same time:

- V_{IN} < 5V
- The duty cycle is large: Duty= $\frac{V_{OUT}}{V_{IN}}$ >65%

To avoid the ripple caused by a BST refresh, the diode is needed if the condition below occurs:

• V_{IN} -V_{OUT}<2.6V

In these cases, it is recommended to add an external BST diode from VCC to BST (see Figure 6).



Figure 6: Optional External Bootstrap Diode

The recommended external BST diode is IN4148, and the BST capacitor value is $0.1 \mu F$ to $1 \mu F.$





PC Board Layout ⁽⁹⁾

Efficient PCB layout is critical for stable operation. Refer to Figure 7 and follow the guidelines below for best results.

1) Connect the input ground to GND using the shortest and widest possible trace.

2) Connect the input capacitor to IN using the shortest and widest possible trace.

3) Ensure all feedback connections are short and direct. Place the feedback resistors and compensation components as close to the chip as possible.

4) Route SW away from sensitive analog areas such as FB.

5) Connect AGND to GND plane with a single trace.

Notes:

10) The recommended layout is based on the Typical Application circuits on page 16 (Figures 8-15).



Figure 7: Recommend PCB Layout

Design Example

Table 2 is a design example following the application guidelines for the specifications below:

Table 2: Design Example

V _{IN}	12V
V _{OUT}	3.3V
Ι _{ουτ}	4A

The detailed application schematic is shown in Figure 14. The typical performance and circuit waveforms have been shown in the Typical Performance Characteristics section. For more device applications, please refer to the related evaluation board datasheets.



TYPICAL APPLICATION CIRCUITS



Figure 10: 12V_{IN}, 1.35V/4A





Figure 13: 12V_{IN}, 2.5V/4A









Figure 15: 12V_{IN}, 5V/4A



PACKAGE INFORMATION

TSOT23-8



TOP VIEW



RECOMMENDED LAND PATTERN



FRONT VIEW



SIDE VIEW



DETAIL "A"

NOTE:

 ALL DIMENSIONS ARE IN MILLIMETERS.
PACKAGE LENGTH DOES NOT INCLUDE MOLD FLASH, PROTRUSION OR GATE BURR.
PACKAGE WIDTH DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION.
LEAD COPLANARITY (BOTTOM OF LEADS AFTER FORMING) SHALL BE 0.10 MILLIMETERS MAX.
JEDEC REFERENCE IS MO-193, VARIATION BA.

6) DRAWING IS NOT TO SCALE. 7) PIN 1 IS LOWER LEFT PIN WHEN READING TOP MARK FROM LEFT TO RIGHT, (SEE EXAMPLE TOP MARK)

NOTICE: The information in this document is subject to change without notice. Please contact MPS for current specifications. Users should warrant and guarantee that third party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications.