



FDC636P P-Channel Logic Level Enhancement Mode Field Effect Transistor

General Description

These P-Channel logic level enhancement mode power field effect transistors are produced using Fairchild's proprietary, high cell density, DMOS technology. This very high density process is especially tailored to minimize on-state resistance. These devices are particularly suited for low voltage applications such as cellular phone and notebook computer power management and other battery powered circuits where high-side switching, and low in-line power loss are needed in a very small outline surface mount package.

Features

- -2.8 A, -20 V. $R_{DS(ON)} = 0.130 \Omega$ @ $V_{GS} = -4.5$ V
 $R_{DS(ON)} = 0.180 \Omega$ @ $V_{GS} = -2.5$ V.
- SuperSOT™-6 package design using copper lead frame for superior thermal and electrical capabilities.
- High density cell design for extremely low $R_{DS(ON)}$.
- Exceptional on-resistance and maximum DC current capability.



Absolute Maximum Ratings $T_A = 25^\circ\text{C}$ unless otherwise noted

Symbol	Parameter	FDC636P	Units
V_{DSS}	Drain-Source Voltage	-20	V
V_{GSS}	Gate-Source Voltage	± 8	V
I_D	Drain Current - Continuous - Pulsed	-2.8	A
		-11	
P_D	Maximum Power Dissipation (Note 1a)	1.6	W
	(Note 1b)	0.8	
T_J, T_{STG}	Operating and Storage Temperature Range	-55 to 150	°C
THERMAL CHARACTERISTICS			
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient (Note 1a)	78	°C/W
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case (Note 1)	30	°C/W

ELECTRICAL CHARACTERISTICS ($T_A = 25^\circ\text{C}$ unless otherwise noted)						
Symbol	Parameter	Conditions	Min	Typ	Max	Units
OFF CHARACTERISTICS						
BV_{DSS}	Drain-Source Breakdown Voltage	$V_{\text{GS}} = 0 \text{ V}$, $I_D = -250 \mu\text{A}$	-20			V
$\Delta \text{BV}_{\text{DSS}}/\Delta T_J$	Breakdown Voltage Temp. Coefficient	$I_D = -250 \mu\text{A}$, Referenced to 25°C		-22		mV°C
I_{DSS}	Zero Gate Voltage Drain Current	$V_{\text{DS}} = -16 \text{ V}$, $V_{\text{GS}} = 0 \text{ V}$ $T_J = 55^\circ\text{C}$			-1	μA
I_{GSSF}	Gate - Body Leakage, Forward	$V_{\text{GS}} = 8 \text{ V}$, $V_{\text{DS}} = 0 \text{ V}$			100	nA
I_{GSSR}	Gate - Body Leakage, Reverse	$V_{\text{GS}} = -8 \text{ V}$, $V_{\text{DS}} = 0 \text{ V}$			-100	nA
ON CHARACTERISTICS (Note 2)						
$V_{\text{GS(Th)}}$	Gate Threshold Voltage	$V_{\text{DS}} = V_{\text{GS}}$, $I_D = -250 \mu\text{A}$	-0.4	-0.6	-1	V
$\Delta V_{\text{GS(Th)}}/\Delta T_J$	Gate Threshold Voltage Temp. Coefficient	$I_D = -250 \mu\text{A}$, Referenced to 25°C		2		mV°C
$R_{\text{DS(on)}}$	Static Drain-Source On-Resistance	$V_{\text{GS}} = -4.5 \text{ V}$, $I_D = -2.8 \text{ A}$ $T_J = 125^\circ\text{C}$		0.11	0.13	Ω
		$V_{\text{GS}} = -2.5 \text{ V}$, $I_D = -2.2 \text{ A}$		0.17	0.21	
$I_{\text{D(on)}}$	On-State Drain Current	$V_{\text{GS}} = -4.5 \text{ V}$, $V_{\text{DS}} = -5 \text{ V}$	-11			A
g_{FS}	Forward Transconductance	$V_{\text{DS}} = -5 \text{ V}$, $I_D = -2.8 \text{ A}$		4		S
DYNAMIC CHARACTERISTICS						
C_{iss}	Input Capacitance	$V_{\text{DS}} = -10 \text{ V}$, $V_{\text{GS}} = 0 \text{ V}$, $f = 1.0 \text{ MHz}$		390		pF
C_{oss}	Output Capacitance			170		pF
C_{rss}	Reverse Transfer Capacitance			45		pF
SWITCHING CHARACTERISTICS (Note 2)						
$t_{\text{D(on)}}$	Turn - On Delay Time	$V_{\text{DD}} = -10 \text{ V}$, $I_D = -1 \text{ A}$, $V_{\text{GS}} = -4.5 \text{ V}$, $R_{\text{GEN}} = 6 \Omega$		30	48	ns
t_r	Turn - On Rise Time			26	42	ns
$t_{\text{D(off)}}$	Turn - Off Delay Time			8	16	ns
t_f	Turn - Off Fall Time			15	27	ns
Q_g	Total Gate Charge	$V_{\text{DS}} = -5 \text{ V}$, $I_D = -2.8 \text{ A}$, $V_{\text{GS}} = -4.5 \text{ V}$		6	8.5	nC
Q_{gs}	Gate-Source Charge			0.9		nC
Q_{gd}	Gate-Drain Charge			1		nC
DRAIN-SOURCE DIODE CHARACTERISTICS						
I_s	Continuous Source Diode Current				-1.3	A
V_{SD}	Drain-Source Diode Forward Voltage	$V_{\text{GS}} = 0 \text{ V}$, $I_s = -1.3 \text{ A}$ (Note 2)		-0.77	-1.2	V

Notes:

- R_{qJC} is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. R_{qJC} is guaranteed by design while R_{qCA} is determined by the user's board design.
 - 78°C/W when mounted on a 1 in² pad of 2oz Cu on FR-4 board.
 - 156°C/W when mounted on a minimum pad of 2oz Cu on FR-4 board.
- Pulse Test: Pulse Width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2.0\%$.

Typical Electrical Characteristics




Figure 1. On-Region Characteristics.




Figure 2. On-Resistance Variation with Drain Current and Gate Voltage.




Figure 3. On-Resistance Variation with Temperature.




Figure 4. On-Resistance Variation with Gate-To-Source Voltage.




Figure 5. Transfer Characteristics.




Figure 6. Body Diode Forward Voltage Variation with Source Current and Temperature.

Typical Electrical Characteristics (continued)




Figure 7. Gate Charge Characteristics.




Figure 8. Capacitance Characteristics.




Figure 9. Maximum Safe Operating Area.




Figure 10. Single Pulse Maximum Power Dissipation.




Figure 11. Transient Thermal Response Curve.

Thermal characterization performed using the conditions described in note 1b.
Transient thermal response will change depending on the circuit board design.