FAIRCHILD

SEMICONDUCTOR

DM74AS646 • DM74AS648 Octal Bus Transceiver and Register

General Description

This device incorporates an octal bus transceiver and an octal D-type register configured to enable multiplexed transmission of data from bus to bus or internal register to bus.

This bus transceiver features totem-pole 3-STATE outputs designed specifically for driving highly-capacitive or relatively low-impedance loads. The high-impedance third state and increased high-logic-level drive provide this device with the capability of being connected directly to and driving the bus lines in a bus-organized system without need for interface or pull-up components. It is particularly attractive for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The registers in the DM74AS646, DM74AS648 are edgetriggered D-type flip-flops. On the positive transition of the clock (CAB or CBA), the input bus data is stored.

The SAB and SBA control pins are provided to select whether real-time data or stored data is transferred. A LOW input level selects real-time data, and a HIGH level selects stored data. The select controls have a "make before break" configuration to eliminate a glitch which would normally occur in a typical multiplexer during the transition between stored and real-time data.

The enable \overline{G} and direction control pins provide four modes of operation; real-time data transfer from bus A to B, real-time data transfer from bus B to A, real-time bus A and/or B data transfer to internal storage, or internal store data transfer to bus A or B.

When the enable \overline{G} pin is LOW, the direction pin selects which bus receives data. When the enable \overline{G} pin is HIGH, both buses become disabled yet their input function is still enabled.

. .

~

Features

- Switching specifications at 50 pF
- Switching specifications guaranteed over full temperature and V_{CC} range

October 1986

Revised July 2003

- Advanced oxide-isolated, ion-implanted Schottky TTL process
- Functionally and pin-for-pin compatible with LS TTL counterpart
- 3-STATE buffer-type outputs drive bus lines directly

Order Number	Package Number	Package Description			
DM74AS646WM	M24B	24-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide			
DM74AS646NT	N24C	24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide			
DM74AS648WM	M24B	24-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide			
DM74AS648NT	N24C	24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide			

© 2003 Fairchild Semiconductor Corporation DS006324



Function Table

	Inputs					Data I/O	(Note 1)	Operation or Function			
G	DIR	САВ	СВА	SAB	SBA	A1 thru A8	B1 thru B8	DM74AS646	DM74AS648		
Н	Х	H or L	H or L	Х	Х	Input	Input	Isolation, Hold Storage	Isolation, Hold Storage		
	х	\uparrow	\uparrow	Х	Х			Store A and B Data	Store A and B Data		
L	L	Х	Х	Х	L	Output	Input	Real Time B Data to A Bus	Real Time B Data to A Bus		
	L	Х	H or L	Х	н			Stored B Data to A Bus	Stored B Data to A Bus		
L	Н	Х	Х	L	Х	Input	Output	Real Time A Data to B Bus	Real Time A Data to B Bus		
	Н	H or L	Х	н	Х			Stored A Data to B Bus	Stored A Data to B Bus		
Х	х	Ŷ	Х	Х	Х	Input	Unspecified (Note 1)	Store A, B Unspecified (Note 1)	Store A, B Unspecified (Note 1)		
х	Х	Х	Ŷ	Х	Х	Unspecified (Note 1)	Input	Store B, A Unspecified (Note 1)	Store B, A Unspecified (Note 1)		

H-HIGH level; L-LOW level; X-irrelevant; 1-LOW-to-HIGH level transition

Note 1: The data output functions may be enabled or disabled by various signals at the G and DIR inputs. Data input functions are always enabled, i.e., data at the bus pins will be stored on every LOW-to-HIGH transition on the clock inputs.



Absolute Maximum Ratings(Note 3)

Supply Voltage	7V
Input Voltage	
Control Inputs	7V
I/O Ports	5.5V
Operating Free Air Temperature Range	$0^{\circ}C$ to $+70^{\circ}C$
Storage Temperature Range	$-65^{\circ}C$ to $+150^{\circ}C$
Typical θ _{JA}	
N Package	41.1°C/W
M Package	81.5°C/W

Note 3: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		Min	Nom	Max	Units
V _{CC}	Supply Voltage	4.5	5	5.5	V	
V _{IH}	HIGH Level Input Voltage		2			V
V _{IL}	LOW Level Input Voltage				0.8	V
I _{ОН}	HIGH Level Output Current				-15	mA
l _{OL}	LOW Level Output Current			48	mA	
f _{CLK}	Clock Frequency	0		90	MHz	
t _W	Width of Clock Pulse	HIGH	5			ns
		LOW	6			ns
t _{SU}	Data Setup Time (Note 4)	•	6↑			ns
t _H	Data Hold Time (Note 4)		0↑			ns
T _A	Free Air Operating Tempera	ture	0		70	°C

4: The (\uparrow) arrow indicates the positive edge of the Clock is used for reference. Note

Electrical Characteristics

over recommended operating free air temperature range. All typical values are measured at V

Symbol	Parameter		Conditions		Min	Тур	Max	Units
V _{IK}	Input Clamp Voltage	$V_{CC} = 4.5V, I_{I} =$	= –18 mA				-1.2	V
V _{OH}	HIGH Level	$V_{CC} = 4.5V, V_{II}$	= Max	I _{OH} = Max	2			
	Output Voltage	$V_{IH} = Min$	V _{IH} = Min		2.4	3.2		V
		$V_{CC} = 4.5V$ to $\frac{1}{2}$	$V_{CC} = 4.5V$ to 5.5V, $I_{OH} = -2$ mA		V _{CC} – 2			
V _{OL}	LOW Level	$V_{CC} = 4.5V, V_{II}$	= Min			0.35	0.5	V
	Output Voltage	$V_{IH} = 2V$, $I_{OL} =$	$V_{IH} = 2V$, $I_{OL} = Max$				0.0	v
l _l	Input Current @ Max	$V_{CC} = 5.5V$	$V_I = 7V$	Control Inputs			0.1	mA
	Input Voltage		$V_I = 5.5V$	A or B Ports			0.1	IIIA
IIH	HIGH Level Input Current	$V_{CC} = 5.5V, V_{H}$	V _{CC} = 5.5V, V _{IH} = 2.7V (Note 5) A or B Ports				20 70	μA
		(Note 5)						
IIL	LOW Level Input Current	$V_{CC} = 5.5 \text{V}, \ V_{IL} = 0.4 \text{V}$		Control Inputs			-0.5	mA
		(Note 5)		A or B Ports			-0.75	110.0
I _O	Output Drive Current	$V_{CC} = 5.5V, V_{C}$) = 2.25V		-30		-112	mA
I _{CC} S	Supply Current	$V_{CC} = 5.5V$		Outputs HIGH		120	195	
			DM74AS646	Outputs LOW		130	211	
				Outputs Disabled		130	211	mA
				Outputs HIGH		110	185	IIIA
			DM74AS648	Outputs LOW		120	195	
				Outputs Disabled		120	195	

ude the OFF-State current, I_{OZH} and I_{OZL}. чн IL I

PLH F PHL F	Maximum Clock Frequency		From (Input)	To (Output)	Min	Max	Units
PLH F L PHL F		$V_{CC} = 4.5V$ to 5.5V,			90		MHz
PHL F		$R_1 = R_2 = 500\Omega$			00		101112
PHL F	Propagation Delay Time	$C_L = 50 \text{ pF}$			2	8.5	ns
ŀ	_OW-to-HIGH Level Output		CBA or CAB	A or B	-	0.0	110
	Propagation Delay Time			AUD	2	9	ns
E F	HIGH-to-LOW Level Output				2	5	113
PLH	Propagation Delay Time				2	9	-
L	_OW-to-HIGH Level Output		A or B	B or A	2	9	ns
PHL F	Propagation Delay Time		AUB	BUIA	4	7	
F	HIGH-to-LOW Level Output				1	7	ns
PLH F	Propagation Delay Time	1					
	_OW-to-HIGH Level Output		SBA or SAB		2	11	ns
PHL F	Propagation Delay Time	-		A or B			1
–	HIGH-to-LOW Level Output		(Note 6)		2	9	ns
	Output Enable Time	1			-		1
	o HIGH Level Output				2	9	ns
	Output Enable Time	-		A or B			
	to LOW Level Output	-	Enable G		3	14	ns
	Jutput Disable Time						
	rom HIGH Level Output				2	9	ns
	Output Disable Time	-		I			
1 62	rom LOW Level Output				2	9	ns
	Output Enable Time	-					
	o HIGH Level Output				3	16	ns
	Output Enable Time	-					
	to LOW Level Output				3	18	ns
	Output Disable Time	-	DIR	A or B			
	rom HIGH Level Output				2	10	ns
	Output Disable Time	-					
	rom LOW Level Output				2	10	ns
	parameters are measured with	the internal output state of the	storage register opposite to	o that of the bus ir	iput.		

fмах tpгн tpгн tpгн tpгн tpгн tpгн tpгн tpгн tpгн tpгн	Maximum Clock Frequency Propagation Delay Time LOW-to-HIGH Level Output Propagation Delay Time HIGH-to-LOW Level Output Propagation Delay Time LOW-to-HIGH Level Output Propagation Delay Time LOW-to-HIGH Level Output Propagation Delay Time HIGH-to-LOW Level Output Propagation Delay Time LOW-to-HIGH Level Output Propagation Delay Time LOW-to-HIGH Level Output Propagation Delay Time LOW-to-HIGH Level Output	$V_{CC} = 4.5V$ to 5.5V, $R_1 = R_2 = 500\Omega$ $C_L = 50 \text{ pF}$	CAB or CBA	(Output)	90 2 2 2 2	Max 8.5 9 8	MH ns ns
^t PHL tPLH tPHL tPLH tPLH	LOW-to-HIGH Level Output Propagation Delay Time HIGH-to-LOW Level Output Propagation Delay Time LOW-to-HIGH Level Output Propagation Delay Time HIGH-to-LOW Level Output Propagation Delay Time LOW-to-HIGH Level Output				2 2	9	ns
^t PHL tPLH tPHL tPLH tPHL	Propagation Delay Time HIGH-to-LOW Level Output Propagation Delay Time LOW-to-HIGH Level Output Propagation Delay Time HIGH-to-LOW Level Output Propagation Delay Time LOW-to-HIGH Level Output	C _L = 50 pF			2 2	9	ns
^t pLH ^t pHL tpLH tpHL	HIGH-to-LOW Level Output Propagation Delay Time LOW-to-HIGH Level Output Propagation Delay Time HIGH-to-LOW Level Output Propagation Delay Time LOW-to-HIGH Level Output				2		
^t pLH ^t pHL tpLH tpHL	Propagation Delay Time LOW-to-HIGH Level Output Propagation Delay Time HIGH-to-LOW Level Output Propagation Delay Time LOW-to-HIGH Level Output	_	A or B	B or A	2		
tphl tplh tphl	LOW-to-HIGH Level Output Propagation Delay Time HIGH-to-LOW Level Output Propagation Delay Time LOW-to-HIGH Level Output	-	A or B	B or A		8	ns
t _{PLH} t _{PHL}	Propagation Delay Time HIGH-to-LOW Level Output Propagation Delay Time LOW-to-HIGH Level Output	_	A or B	B or A		0	ns
t _{PLH} t _{PHL}	HIGH-to-LOW Level Output Propagation Delay Time LOW-to-HIGH Level Output	-		BUIA			
t _{PHL}	Propagation Delay Time LOW-to-HIGH Level Output	_			1	7	ns
t _{PHL}	LOW-to-HIGH Level Output				1		TIS.
					2	11	
	Propagation Delay Time		SBA or SAB	A or B	2		ns
			SDA OF SAD	AUD	2	9	ns
t _{PZH}	HIGH-to-LOW Level Output		(Note 7)		2	9	115
	Output Enable Time				2	9	ns
	to HIGH Level Output				2	9	115
t _{PZL}	Output Enable Time	7			3	15	ns
	to LOW Level Output	-	Enable G	A or B	3	15	115
t _{PHZ}	Output Disable Time			AUD	2	9	ns
	from HIGH Level Output				2	5	115
t _{PLZ}	Output Disable Time				2	9	ns
	from LOW Level Output				4	0	110
t _{PZH}	Output Enable Time				3	16	ns
	to HIGH Level Output				0	10	110
t _{PZL}	Output Enable Time				3	18	ns
	to LOW Level Output		DIR	A or B	0	.0	
t _{PHZ}	Output Disable Time		Dire	A GI D	2	10	ns
	from HIGH Level Output				-		
t _{PLZ}	Output Disable Time				2	10	ns
	from LOW Level Output				_		
NOTE 7. 111	ese parameters are measured with the		orage register opposite to mar	o ne ous input.			



