19-5169; Rev 0; 4/10

input (GAIN).

applications.

Computers

Cellular Phones

EVALUATION KIT AVAILABLE

# **Stereo 2.4W Class D Amplifier**

### **General Description**

**Applications** 

Portable Audio Players

MP3 Players

**VoIP** Phones

The MAX98302 stereo 2.4W Class D amplifier provides

Class AB audio performance with Class D efficiency.

This device offers five selectable gain settings (6dB,

9dB, 12dB, 15dB, and 18dB) set by a single gain-select

Active emissions limiting, edge-rate, and overshoot con-

trol circuitry greatly reduces EMI. A filterless spreadspectrum modulation scheme eliminates the need for

output filtering found in traditional Class D devices. These

The MAX98302 industry-leading 1.65mA at 3.7V, 2.25mA

at 5V, quiescent current extends battery life in portable

The MAX98302 is available in a 14-pin TDFN-EP (3mm x 3mm x 0.75mm) package specified over the extended

features reduce application component count.

-40°C to +85°C temperature range.

Notebook and Netbook

### Features

- Industry-Leading Quiescent Current: 1.65mA at 3.7V. 2.25mA at 5V
- Spread Spectrum and Active Emissions Limiting
- Five Selectable Gains
- High -67dB PSRR at 217Hz
- Click-and-Pop Suppression
- Thermal and Overcurrent Protection
- Low-Current Shutdown Mode
- Space-Saving, 3mm x 3mm x 0.75mm, 14-Pin **TDFN-EP Package**

### **Ordering Information**

PART	TEMP RANGE	PIN-PACKAGE
MAX98302ETD+	-40°C to +85°C	14 TDFN-EP*

+Denotes a lead(Pb)-free/RoHS-compliant package.

\*EP = Exposed pad.

## **Typical Application Circuit**



#### 

Maxim Integrated Products 1

**MAX9830**2

For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim's website at www.maxim-ic.com.

### **ABSOLUTE MAXIMUM RATINGS**

PVDD to PGND	0.3V to 6V
All Other Pins to PGND	0.3V to (PVDD + 0.3V)
Continuous Current into PVDD, PGND	
OUTL_, OUTR	±600mA
Continuous Input Current (all other pin	s)±20mA
Duration of Short Circuit Between OUT	Ľ_,
OUTR_ to PVDD or PGND	Continuous
Duration of Short Circuit Between OUT	L+ to OUTL-,
OUTR+ to OUTR	Continuous
Continuous Power Dissipation for Single	Layer Board ( $T_A = +70^{\circ}C$ )
14-Pin TDFN (derate 18.5mW/°C abo	ove +70°C)1481.5mW
14-Pin TDFN θJA (Note 1)	
14-Pin TDFN θJC (Note 1)	
Note 1. Dealage thermal registerage	second a later to a structure of the

Continuous Power Dissipation for Multilayer Board (TA = +70°C	)
14-Pin TDFN (derate 24.4mW/°C above +70°C)1951.2mV	V
14-Pin TDFN θ <sub>JA</sub> (Note 1)41°C/V	V
14-Pin TDFN θ <sub>JC</sub> (Note 1)8°C/V	V
Junction Temperature+150°C	2
Operating Temperature Range40°C to +85°C	2
Storage Temperature Range65°C to +150°C	
Lead Temperature (soldering, 10s)+300°0	
Soldering Temperature (reflow)+260°0	2

**Note 1:** Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a fourlayer board. For detailed information on package thermal considerations, refer to <u>www.maxim-ic.com/thermal-tutorial</u>.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### **ELECTRICAL CHARACTERISTICS**

(VPVDD = VSHDN = 5.0V, VPGND = 0V, AV = 12dB (GAIN = PVDD),  $R_L = \infty$ ,  $R_L$  connected between OUT\_+ to OUT\_-, 20Hz to 22kHz AC measurement bandwidth,  $T_A = T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted. Typical values are at  $T_A = +25^{\circ}$ C.) (Notes 2, 3)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
AMPLIFIER CHARACTERISTI	cs						
Supply Voltage Range	Vpvdd	Inferred from PSRR test	2.6		5.5	V	
Undervoltage Lockout	UVLO				2.5	V	
Quiacoant Supply Current		$V_{PVDD} = 5.0V, T_A = +25^{\circ}C$		2.25	3.4	3.4 mA	
Quiescent Supply Current	IDD	VPVDD = 3.7V					
Shutdown Supply Current	ISHDN	$V_{\overline{SHDN}} = 0V, T_A = +25^{\circ}C$		0.1	10	μA	
Turn-On Time	ton			3.7	10	ms	
Bias Voltage	VBIAS			1.3		V	
		Connect GAIN to PGND	17.5	18	18.5		
		Connect GAIN to PGND through 100k $\Omega\pm5\%$ resistor	14.5	15	15.5	dB	
Voltage Gain	Av	Connect GAIN to PVDD	11.5	12	12.5		
		$\begin{array}{c c} \mbox{Connect GAIN to PVDD through 100k} \Omega \pm 5\% & 8.5 & 9 \\ \mbox{resistor} & & \end{array}$					
		GAIN unconnected	5.5	6	6.5	1	
		Av = 18dB	14	20			
		$A_V = 15 dB$	14	20		1	
Input Resistance	RIN	Av = 12dB	14	20		kΩ	
		Av = 9dB	19	28		]	
		Av = 6dB	26	40		]	
Output Offset Voltage	Vos	$T_A = +25^{\circ}C$ (Note 4)		±4	±20	mV	

### **ELECTRICAL CHARACTERISTICS (continued)**

 $(VPVDD = VSHDN = 5.0V, VPGND = 0V, AV = 12dB (GAIN = PVDD), R_L = \infty, R_L connected between OUT_+ to OUT_-, 20Hz to 22kHz AC measurement bandwidth, T_A = T_{MIN}$  to T\_MAX, unless otherwise noted. Typical values are at T\_A = +25°C.) (Notes 2, 3)

PARAMETER	SYMBOL	CONDITIO	NS	MIN	ТҮР	MAX	UNITS	
Click and Pop	Кср	Peak voltage, A-weighted, 32/samples per second,	Into shutdown		-54		dBV	
Click and Fop	NCP	$R_L = 8\Omega + 68\mu H$ (Notes 4, 5)	Out of shutdown		-54			
Common-Mode Rejection Ratio	CMRR	f <sub>IN</sub> = 1kHz, input referred			62		dB	
Crosstalk		POUT = 300mW,	f = 1 kHz		92		dB	
CIOSSIAIN		$R_L = 8\Omega + 68\mu H$	f = 10kHz		80			
		$V_{PVDD} = 2.6V \text{ to } 5.5V, T_A =$	= +25°C	50	67			
Power-Supply Rejection Ratio	PSRR	VRIPPLE = 200mVP-P,	f = 217Hz		67		dB	
(Note 4)	1 3111	RIPPLE = 20011VP-P, $RL = 8\Omega + 68\mu H$	f = 1kHz		65			
			f = 10kHz		58			
			$R_L = 4\Omega + 33\mu H$		2.4			
		THD+N = 10%,	$R_L = 8\Omega + 68\mu H$		1.6		w	
	Davia	fin = 1kHz	$\label{eq:RL} \begin{split} R_L &= 8\Omega + 68 \mu H, \\ V_PVDD &= 3.7 V \end{split}$		0.87		vv	
Output Power	Pout		$R_L = 4\Omega + 33\mu H$		2			
		THD+N = 1%,	$R_L = 8\Omega + 68\mu H$		1.25			
		fIN = 1kHz	$\begin{aligned} R_{L} &= 8\Omega + 68 \mu H, \\ V_{PVDD} &= 3.7 V \end{aligned}$		0.68		- W	
Total Harmonic Distortion Plus	TUD N	6	$\begin{aligned} R_L &= 4\Omega + 33 \mu H, \\ V_PVDD &= 1 W \end{aligned}$		0.04			
Noise	THD+N	f <sub>IN</sub> = 1kHz	$R_{L} = 8\Omega + 68\mu H$ $P_{OUT} = 0.5W$		0.04		~ %	
Oscillator Frequency	fosc				300		kHz	
Spread-Spectrum Bandwidth					±7		kHz	
Efficiency	η	THD+N = 1%, f = 1kHz, R	_ = 8Ω + 68µH		83		%	
Output Noise	VN	Av = 6dB, A weighted (No	te 4)		50		μVRMS	
Output Current Limit	ILIM				2		A	
Thermal Shutdown Level					160		°C	
Thermal Shutdown Hysteresis					30		°C	
DIGITAL INPUT (SHDN GAIN)								
Input Voltage High	Vinh			1.4			V	
Input Voltage Low	VINL					0.4	V	
Input Leakage Current		$T_A = +25^{\circ}C$				±1	μA	

**Note 2:** All devices are 100% production tested at  $T_A = +25^{\circ}C$ . All temperature limits are guaranteed by design.

Note 3: Testing performed with a resistive load in series with an inductor to simulate an actual speaker load. For  $R_L = 4\Omega$ ,

L = 33 $\mu$ H. For R<sub>L</sub> = 8 $\Omega$ , L = 68 $\mu$ H.

Note 4: Amplifier inputs AC-coupled to ground.

**Note 5:** Mode transitions controlled by SHDN.

### **Typical Operating Characteristics**

 $(V_{PVDD} = V_{SHDN} = 5.0V, V_{PGND} = 0V, AV = 12dB, R_L = \infty$ , unless otherwise specified, R<sub>L</sub> connected between OUT\_+ to OUT\_-, 20Hz to 22kHz AC measurement bandwidth, T<sub>A</sub> = +25°C, unless otherwise noted.)





### **Typical Operating Characteristics (continued)**

 $(V_{PVDD} = V_{SHDN} = 5.0V, V_{PGND} = 0V, AV = 12dB, R_L = \infty, unless otherwise specified, R_L connected between OUT_+ to OUT_-, 20Hz to 22kHz AC measurement bandwidth, T_A = +25°C, unless otherwise noted.)$ 





WIDEBAND OUTPUT SPECTRUM



SUPPLY CURRENT vs. SUPPLY VOLTAGE





SHUTDOWN SUPPLY CURRENT vs. Supply Voltage



### Pin Configuration



### Pin Description

PIN	NAME	FUNCTION
1, 8, 14	PGND	Ground
2	INL+	Noninverting Audio Left Input
3	INL-	Inverting Audio Left Input
4	GAIN	Gain Selection. See Table 1 for GAIN settings.
5	INR-	Inverting Audio Right Input
6	INR+	Noninverting Audio Right Input
7	SHDN	Active-Low Shutdown Input. Drive SHDN low to place the device in shutdown.
9	OUTR+	Positive Right Speaker Output
10	OUTR-	Negative Right Speaker Output
11	PVDD	Power Supply. Bypass PVDD to PGND with a 0.1µF capacitor.
12	OUTL-	Negative Left Speaker Output
13	OUTL+	Positive Left Speaker Outpout
	EP	Exposed Pad. Connect EP to a solid ground plane.

### \_Detailed Description

The MAX98302 features industry-leading quiescent current, low-power shutdown mode, comprehensive clickand-pop suppression, and excellent RF immunity.

The MAX98302 offers Class AB audio performance with Class D efficiency in a minimal board-space solution.

The Class D amplifier features spread-spectrum modulation, edge-rate, and overshoot control circuitry that offers significant improvements to switch-mode amplifier radiated emissions.

The MAX98302 amplifier features click-and-pop suppression that reduces audible transients on startup and shutdown. The amplifier includes thermal-overload and short-circuit protection.

#### **Class D Speaker Amplifier**

The MAX98302 filterless Class D amplifier offers much higher efficiency than Class AB amplifiers. The high efficiency of a Class D amplifier is due to the switching operation of the output stage transistors. Any power loss associated with the Class D output stage is mostly due to the I<sup>2</sup>R loss of the MOSFET on-resistance and quiescent current overhead.

#### Ultra-Low-EMI Filterless Output Stage

Traditional Class D amplifiers require the use of external LC filters, or shielding, to meet EN55022B electromagnetic-interference (EMI) regulation standards. Maxim's active emissions limiting edge-rate control circuitry and spreadspectrum modulation reduce EMI emissions, while maintaining up to 83% efficiency.

Maxim's spread-spectrum modulation mode flattens wideband spectral components, while proprietary techniques ensure that the cycle-to-cycle variation of the switching period does not degrade audio reproduction or efficiency. The MAX98302's spread-spectrum modulator randomly varies the switching frequency by  $\pm$ 7kHz around the center frequency (300kHz). Above 10MHz, the wideband spectrum looks like noise for EMI purposes.

#### Speaker Current Limit

If the output current of the speaker amplifier exceeds the current limit (2A typ), the MAX98302 disables the outputs for approximately 100µs. At the end of 100µs, the outputs are re-enabled. If the fault condition still exists, the MAX98302 continues to disable and re-enable the outputs until the fault condition is removed.

#### Selectable Gain

The MAX98302 offers five programmable gains selected using the GAIN input.

· · · · · · · · · · · · · · · · · · ·									
GAIN PIN	MAXIMUM GAIN (dB)								
Connect to PGND	18								
Connect to PGND through 100k $\Omega$ ±5% resistor	15								
Connect to PVDD	12								
Connect to PVDD through 100k $\Omega$ ±5% resistor	9								
Unconnected	6								

#### **Table 1. Gain Control Configuration**

#### Shutdown

The MAX98302 features a low-power shutdown mode, drawing 0.17 $\mu$ A of supply current. Drive SHDN low to put the MAX98302 into shutdown.

#### **Click-and-Pop Suppression**

The MAX98302 speaker amplifier features Maxim's comprehensive click-and-pop suppression. During startup, the click-and-pop suppression circuitry reduces any audible transient sources internal to the device. When entering shutdown, the differential speaker outputs ramp down to PGND quickly and simultaneously.

#### **Applications Information**

#### **Filterless Class D Operation**

Traditional Class D amplifiers require an output filter. The filter adds cost and size and decreases THD+N performance. The MAX98302's filterless modulation scheme does not require an output filter.

Because the switching frequency of the MAX98302 is well beyond the bandwidth of most speakers, voice coil movement due to the switching frequency is very small. Use a speaker with a series inductance > 10 $\mu$ H. Typical 8 $\Omega$  speakers exhibit series inductances in the 20 $\mu$ H to 100 $\mu$ H range.

#### **Component Selection**

#### Speaker Amplifier Power-Supply Input (PVDD)

PVDD powers the speaker amplifier. PVDD ranges from 2.6V to 5.5V. Bypass PVDD with  $0.1\mu$ F and  $10\mu$ F capacitors to PGND. Also, connect at least  $10\mu$ F of system bulk capacitance to PVDD. Apply additional bulk capacitance at the device if long input traces between PVDD and the power source are used.

power dissipation of the device.

#### Input Filtering

The input-coupling capacitor ( $C_{IN}$ ), in conjunction with the amplifier's internal input resistance ( $R_{IN}$ ), forms a highpass filter that removes the DC bias from the incoming signal. These capacitors allow the amplifier to bias the signal to an optimum DC level.

Assuming zero-source impedance with a gain setting of  $A_V = 12$ dB, 15dB, or 18dB, C<sub>IN</sub> is:

$$C_{IN} = \frac{8}{f_{-3dB}} [\mu F]$$

with a gain setting of AV = 9dB, CIN is:

$$C_{IN} = \frac{5.7}{f_{-3dB}} [\mu F]$$

with a gain setting of  $A_V = 6dB$ ,  $C_{IN}$  is:

$$C_{IN} = \frac{4}{f_{-3dB}} [\mu F]$$

where  $f_{-3dB}$  is the -3dB corner frequency. Use capacitors with adequately low-voltage coefficients for best low-frequency THD performance.

#### Layout and Grounding

Proper layout and grounding are essential for optimum performance. Good grounding improves audio performance and prevents switching noise from coupling into the audio signal.

Use wide, low-resistance output traces. As load impedance decreases, the current drawn from the device outputs increase. At higher current, the resistance of the output traces decrease the power delivered to the load. For example, if 2W is delivered from the speaker output to a 4 $\Omega$  load through a 100m $\Omega$  trace, 49mW is consumed in the trace. If power is delivered through a 10m $\Omega$  trace, only 5mW is consumed in the trace. Wide output, supply, and ground traces also improve the

The MAX98302 is inherently designed for excellent RF immunity. For best performance, add ground fills around all signal traces on top or bottom PCB planes.

The MAX98302 TDFN-EP package features an exposed thermal pad on its underside. This pad lowers the package's thermal resistance by providing a heat conduction path from the die to the PCB. Connect the exposed thermal pad to the ground plane by using a large pad and multiple vias.



**Chip Information** 

PROCESS: CMOS

### **Package Information**

For the latest package outline information and land patterns, go to <u>www.maxim-ic.com/packages</u>. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.



### Package Information (continued)

For the latest package outline information and land patterns, go to <u>www.maxim-ic.com/packages</u>. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

		SIONS		PACKAGE V	ARIAT	TIONS					
SYMBOL	MIN.	MAX.		PKG. CODE	N	D2	E2	е	JEDEC SPEC	b	[(N/2)-1] x e
А	0.70	0.80		T633-2	6	1.50±0.10	2.30±0.10	0.95 BSC	MO229 / WEEA	0.40±0.05	1.90 REF
D	2.90	3.10		T833-2	8	1.50±0.10	2.30±0.10	0.65 BSC	MO229 / WEEC	0.30±0.05	1.95 REF
E	2.90	3.10		T833-3	8	1.50±0.10	2.30±0.10	0.65 BSC	MO229 / WEEC	0.30±0.05	1.95 REF
A1	0.00	0.05		T1033-1	10	1.50±0.10	2.30±0.10	0.50 BSC	MO229 / WEED-3	0.25±0.05	2.00 REF
L	0.20	0.40		T1033MK-1	10	1.50±0.10	2.30±0.10	0.50 BSC	MO229 / WEED-3	0.25±0.05	2.00 REF
k	0.25	MIN.		T1033-2	10	1.50±0.10	2.30±0.10	0.50 BSC	MO229 / WEED-3	0.25±0.05	2.00 REF
A2	0.20	REF.		T1433-1	14	1.70±0.10	2.30±0.10	0.40 BSC		0.20±0.05	2.40 REF
				T1433-2	14	1.70±0.10	2.30±0.10	0.40 BSC		0.20±0.05	2.40 REF
				T1433-3F	14	1.70±0.10	2.30±0.10	0.40 BSC		0.20±0.05	2.40 REF
2. COPL 3. WARP 4. PACK 5. DRAW 6. "N" 1 7. NUME 8. MARK	ANARITY AGE SH AGE LEI ING CO S THE SER OF ING IS	SHALL NGTH/P/ NFORMS TOTAL N LEADS FOR PA	NOT EXC T EXCEED ACKAGE W TO JEDE UMBER C SHOWN A CKAGE O	. ANGLES IN EED 0.08 m 0.10 mm. VIDTH ARE CO EC MO229, E OF LEADS. RE FOR REF RIENTATION R ROTH LEADED	m. DNSID XCEP EREN EFER	DERED AS S T DIMENSIO CE ONLY. ENCE ONLY	NS "D2" AN	ID "E2", AN	C(S). ND T1433-1 & T <sup>1</sup>	1433–2.	

## **Revision History**

REVISION	REVISION	DESCRIPTION	PAGES
NUMBER	DATE		CHANGED
0	4/10	Initial release	—

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

\_\_ 13