# **Complementary Power Transistors**

## **DPAK for Surface Mount Applications**

Designed for general purpose amplifier and low speed switching applications.

#### **Features**

- Lead Formed for Surface Mount Applications in Plastic Sleeves (No Suffix)
- Straight Lead Version in Plastic Sleeves ("1" Suffix)
- Electrically Similar to Popular TIP41 and TIP42 Series
- Epoxy Meets UL 94 V-0 @ 0.125 in
- NJV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC–Q101 Qualified and PPAP Capable
- These Devices are Pb-Free and are RoHS Compliant

#### **MAXIMUM RATINGS**

Rating	Symbol	Max	Unit
Collector–Emitter Voltage	V <sub>CEO</sub>	100	Vdc
Collector-Base Voltage	V <sub>CB</sub>	100	Vdc
Emitter-Base Voltage	V <sub>EB</sub>	5	Vdc
Collector Current – Continuous	I <sub>C</sub>	6	Adc
Collector Current – Peak	I <sub>CM</sub>	10	Adc
Base Current	Ι <sub>Β</sub>	2	Adc
Total Power Dissipation @ T <sub>C</sub> = 25°C Derate above 25°C	P <sub>D</sub>	20 0.16	W/°C
Total Power Dissipation (Note 1)  @ T <sub>A</sub> = 25°C Derate above 25°C	P <sub>D</sub>	1.75 0.014	W W/°C
Operating and Storage Junction Temperature Range	T <sub>J</sub> , T <sub>stg</sub>	-65 to +150	°C
ESD – Human Body Model	HBM	3B	V
ESD – Machine Model	MM	С	V

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.




#### ON Semiconductor®

www.onsemi.com

# SILICON POWER TRANSISTORS 6 AMPERES 100 VOLTS, 20 WATTS

#### **COMPLEMENTARY**






DPAK CASE 369C STYLE 1



IPAK CASE 369D STYLE 1

#### **MARKING DIAGRAMS**



A = Assembly Location

= Year

WW = Work Week J4xC = Device Code

x = 1 or 2

G = Pb-Free Package

#### ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 5 of this data sheet.

These ratings are applicable when surface mounted on the minimum pad sizes recommended.

#### THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction-to-Case	$R_{\theta JC}$	6.25	°C/W
Thermal Resistance, Junction-to-Ambient (Note 2)	$R_{ heta JA}$	71.4	°C/W

<sup>2.</sup> These ratings are applicable when surface mounted on the minimum pad sizes recommended.

#### **ELECTRICAL CHARACTERISTICS** (T<sub>C</sub> = 25°C unless otherwise noted)


Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS	1		<u>'</u>	1
Collector–Emitter Sustaining Voltage (Note 3) (I <sub>C</sub> = 30 mAdc, I <sub>B</sub> = 0)	V <sub>CEO(sus)</sub>	100	-	Vdc
Collector Cutoff Current (V <sub>CE</sub> = 60 Vdc, I <sub>B</sub> = 0)	ICEO	_	50	μAdc
Collector Cutoff Current (V <sub>CE</sub> = 100 Vdc, V <sub>EB</sub> = 0)	I <sub>CES</sub>	_	10	μAdc
Emitter Cutoff Current (V <sub>BE</sub> = 5 Vdc, I <sub>C</sub> = 0)	I <sub>EBO</sub>	-	0.5	mAdc
ON CHARACTERISTICS (Note 3)			•	
DC Current Gain $ (I_C = 0.3 \text{ Adc, } V_{CE} = 4 \text{ Vdc}) $ $ (I_C = 3 \text{ Adc, } V_{CE} = 4 \text{ Vdc}) $	h <sub>FE</sub>	30 15	- 75	_
Collector–Emitter Saturation Voltage (I <sub>C</sub> = 6 Adc, I <sub>B</sub> = 600 mAdc)	V <sub>CE(sat)</sub>	_	1.5	Vdc
Base–Emitter On Voltage (I <sub>C</sub> = 6 Adc, V <sub>CE</sub> = 4 Vdc)	V <sub>BE(on)</sub>	_	2	Vdc
DYNAMIC CHARACTERISTICS				
Current Gain – Bandwidth Product (Note 4) (I <sub>C</sub> = 500 mAdc, V <sub>CE</sub> = 10 Vdc, f <sub>test</sub> = 1 MHz)	f <sub>T</sub>	3	-	MHz
Small–Signal Current Gain (I <sub>C</sub> = 0.5 Adc, V <sub>CE</sub> = 10 Vdc, f = 1 kHz)	h <sub>fe</sub>	20	_	_

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

3. Pulse Test: Pulse Width  $\leq$  300  $\mu$ s, Duty Cycle  $\leq$  2%.

4.  $f_T = |h_{fe}| \bullet f_{test}$ .

#### TYPICAL CHARACTERISTICS




 $V_{CC}$  +30 V  $R_{C}$  +11 V 0 -9 V  $t_{t}$ ,  $t_{t} \leq 10 \text{ ns}$ DUTY CYCLE = 1%

 $R_B$  and  $R_C$  varied to obtain desired current levels  $D_1$  must be fast recovery type, e.g.: MSB5300 USED ABOVE  $I_B\approx 100$  mA MSD6100 USED BELOW  $I_B\approx 100$  mA REVERSE ALL POLARITIES FOR PNP.

Figure 1. Power Derating

Figure 2. Switching Time Test Circuit







Figure 3. DC Current Gain

Figure 4. Turn-On Time






Figure 5. Base Emitter Voltage vs. Collector Current

Figure 6. Base Emitter Saturation Voltage vs.
Collector Current

#### **TYPICAL CHARACTERISTICS**




Figure 7. Collector Emitter Saturation Voltage vs. Collector Current

Figure 8. Turn-Off Time




Figure 9. Collector Saturation Region

Figure 10. Capacitance




Figure 11. Thermal Response




Figure 12. Maximum Forward Bias Safe Operating Area

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate  $I_C - V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 12 is based on  $T_{J(pk)} = 150^{\circ}C$ ;  $T_{C}$  is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided  $T_{J(pk)} \leq 150^{\circ}C$ .  $T_{J(pk)}$  may be calculated from the data in Figure 11. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

#### ORDERING INFORMATION

Device	Package Type	Package	Shipping <sup>†</sup>
MJD41CRLG	DPAK (Pb-Free)	369C	1,800 / Tape & Reel
MJD41CT4G	DPAK (Pb-Free)	369C	2,500 / Tape & Reel
NJVMJD41CT4G*	DPAK (Pb-Free)	369C	2,500 / Tape & Reel
MJD42CG	DPAK (Pb-Free)	369C	75 Units / Rail
MJD42C1G	IPAK (Pb-Free)	369D	75 Units / Rail
MJD42CRLG	DPAK (Pb-Free)	369C	1,800 / Tape & Reel
NJVMJD42CRLG*	DPAK (Pb-Free)	369C	1,800 / Tape & Reel
MJD42CT4G	DPAK (Pb-Free)	369C	2,500 / Tape & Reel
NJVMJD42CT4G*	DPAK (Pb-Free)	369C	2,500 / Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure. BRD8011/D.


<sup>\*</sup>NJV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q101 Qualified and PPAP Capable

# MECHANICAL CASE OUTLINE





**DATE 15 DEC 2010** 



STYLE 2:

PIN 1. GATE

3

STYLE 6: PIN 1. MT1 2. MT2 3. GATE

2. DRAIN

4. DRAIN

MT2

SOURCE

STYLE 3: PIN 1. ANODE

2. CATHODE

4. CATHODE

3 ANODE

STYLE 7: PIN 1. GATE 2. COLLECTOR

3. EMITTER

COLLECTOR

STYLE 1: PIN 1. BASE

3

STYLE 5: PIN 1. GATE


2. ANODE 3. CATHODE

ANODE

2. COLLECTOR

**EMITTER** 

COLLECTOR



#### NOTES:

- DIMENSIONING AND TOLERANCING PER
- ANSI Y14.5M, 1982.
  2. CONTROLLING DIMENSION: INCH.


	INCHES		MILLIN	IETERS
DIM	MIN	MAX	MIN	MAX
Α	0.235	0.245	5.97	6.35
В	0.250	0.265	6.35	6.73
С	0.086	0.094	2.19	2.38
D	0.027	0.035	0.69	0.88
Е	0.018	0.023	0.46	0.58
F	0.037	0.045	0.94	1.14
G	0.090	BSC	2.29 BSC	
Н	0.034	0.040	0.87	1.01
J	0.018	0.023	0.46	0.58
K	0.350	0.380	8.89	9.65
R	0.180	0.215	4.45	5.45
S	0.025	0.040	0.63	1.01
٧	0.035	0.050	0.89	1.27
7	0.155		3 93	

#### MARKING DIAGRAMS

STYLE 4:
PIN 1. CATHODE
2. ANODE
3. GATE
4. ANODE

YWW

XXXXXXXXX






xxxxxxxx = Device Code
A = Assembly Location
IL = Wafer Lot
Y = Year
WW = Work Week

DOCUMENT NUMBER:	98AON10528D	Electronic versions are uncontrolled except when accessed directly from the Document Repository Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	IPAK (DPAK INSERTION MOUNT)		PAGE 1 OF 1

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.





DOCUMENT NUMBER:	98AON10527D	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	DPAK (SINGLE GAUGE)		PAGE 1 OF 1

STYLE 10:

PIN 1. CATHODE 2. ANODE

3 CATHODE

4. ANODE

STYLE 9:

PIN 1. ANODE 2. CATHODE

3 RESISTOR ADJUST

CATHODE

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

STYLE 7: PIN 1. GATE 2. COLLECTOR

3 FMITTER

4. COLLECTOR

STYLE 8:

PIN 1. N/C 2. CATHODE

3 ANODE

CATHODE

STYLE 6:

PIN 1. MT1 2. MT2

3 GATE

\*This information is generic. Please refer to device data sheet for actual part marking.

Pb-Free indicator, "G" or microdot "=", may

or may not be present. Some products may

not follow the Generic Marking.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

#### ADDITIONAL INFORMATION

**TECHNICAL PUBLICATIONS:** 

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales