



2:1 MIPI D-PHY and C-PHY Switch

Features

- → SPDT (10x) Switch Type and Signal Type Support D-PHY and C-PHY
- → Data Rate: D-PHY(2.5Gbps) 4-Data Lane and C-PHY (2.5Gsps) 3-Data Lane
- → Supports 2:1 Clock Differential Signal
- → -3dB Bandwidth: 4.5GHz Typical
- → Low Crosstalk: -30dB @ 1.25GHz
- → Low Off Isolation: -26dB @ 1.25GHz
- → Input Signals 0 to 1.3V
- → RON: 6Ω Typical LP & HS MIPI
- → ΔR_{ON} : 0.1Ω Typical LP & HS MIPI
- → R_{ON_FLAT}: 0.3Ω Typical LP & HS MIPI
- → I_{CCZ}: 1µA Maximum
- ➔ I_{CC}: 15µA Typical
- → C_{ON}: 1.5pF Typical
- → Skew of Opposite Transitions of the Same Output: 2ps Typical
- → V_{DD} Operating Range: 1.5V to 5V
- ➔ ESD Tolerance: 2kV HBM
- → Totally Lead-Free & Fully RoHS Compliant (Notes 1 & 2)
- → Halogen and Antimony Free. "Green" Device (Note 3)
- → For automotive applications requiring specific change control (i.e. parts qualified to AEC-Q100/101/200, PPAP capable, and manufactured in IATF 16949 certified facilities), please contact us or your local Diodes representative. https://www.diodes.com/quality/product-definitions/
- ➔ Packaging (Pb-free & Green): 36-Pin, CSP (GE) 2.44 × 2.44

Description

Diodes' PI3WVR646 is a 4-data lane D-PHY or 3-data lane C-PHY MIPI switch. This 10-channel single-pole, doublethrow (SPDT) switch is optimized for switching between highspeed (HS) or low-power (LP) MIPI signal. The PI3WVR646 is designed for the MIPI specification and allows connection to a CSI or DSI module.

Applications

- → Cellular Phones, Smart Phones
- → Tablets
- → Laptops
- ➔ Displays

Notes:

^{1.} No purposely added lead. Fully EU Directive 2002/95/EC (RoHS), 2011/65/EU (RoHS 2) & 2015/863/EU (RoHS 3) compliant.

^{2.} See https://www.diodes.com/quality/lead-free/ for more information about Diodes Incorporated's definitions of Halogen- and Antimony-free, "Green" and Lead-free. 3. Halogen- and Antimony-free "Green" products are defined as those which contain <900ppm bromine, <900ppm chlorine (<1500ppm total Br + Cl) and <1000ppm antimony compounds.





Block Diagram

PI3WVR646 D-PHY Application

•	CLKA+
CLK+	CLKB+
• • • • • • • • • • • • • • • • • • •	CLKA-
CLK •	CLKB-
•	DA1+
D1+ •	——— DB1+
• • • • • • • • • • • • • • • • • • •	—— DA1-
D1	DB1-
•	DA2+
D2+	——— DB2+
/ •	DA2-
D2	DB2-
	DA3+
D3+	——— DB3+
• • • • • • • • • • • • • • • • • • •	DA3-
D3	DB3-
/ •	DA4+
D4+	——— DB4+
│	DA4-
D4	DB4-
OF Logic	
Control	
	D1- D2+ D2- D3+ D3- D4+ D4- SEL OF Logic

		• CLKA+
	CLK+	-• CLKB+
		✓ ● CLKA-
LANE-1(TRIO)	CLK	• CLKB-
		• DA1+
	D1+	● DB1+
		• DA1-
	D1	● DB1-
		• DA2+
LANE-2(TRIO)	D2+	-• DB2+
		• DA2-
	D2	• DB2-
		• DA3+
	D3+	-• DB3+
		∠ ● DA3-
LANE-3(TRIO)	D3	• DB3-
		• DA4+
	D4+	_● DB4+
		/ • DA4-
	D4	● DB4-
	SEL	
	0E	Logic Control

PI3WVR646 C-PHY Application





Block Diagram



Truth Table

SEL	ŌĒ	Function
LOW	LOW	$CLK+ = CLKA+, CLK- = CLKA-, Dn(\pm) = DAn(\pm)$
HIGH	LOW	$CLK+ = CLKB+, CLK- = CLKB-, Dn(\pm) = DBn(\pm)$
Х	HIGH	Clock and Data Ports High Impedance



A product Line of Diodes Incorporated

PI3WVR646

Pin Configuration (Top View)



Pin Description

Pin#	Pin Name	Туре	Description			
A1	V _{CC}	Power	1.5V to 5V power supply			
A2	GND	Ground	Ground			
A3	DA4-	I/O	Negative differential signal 4 for port A			
A4	DA4+	I/O	Positive differential signal 4 for port A			
A5	ŌĒ	Ι	Output enable. If \overline{OE} is low, IC enables. If \overline{OE} is high, IC powers down. All I/Os are Hi-Z.			
A6	SEL	I/O	Switch logic control			
B1	DB4-	I/O	Negative differential signal 4 for port B			
B2	DB4+	I/O	Positive differential signal 4 for port B			
B3	DA3-	I/O	Negative differential signal 3 for port A			
B4	DA3+	I/O	Positive differential signal 3 for port A			
B5	D4-	I/O	Negative differential signal 4 for COM port			
B6	D4+	I/O	Positive differential signal 4 for COM port			
C1	DB3-	I/O	Negative differential signal 3 for port B			
C2	DB3+	I/O	Positive differential signal 3 for port B			
C3, C4	NC	_	Not connected			
C5	D3-	I/O	Negative differential signal 3 for COM port			
C6	D3+	I/O	Positive differential signal 3 for COM port			
D1	DB2-	I/O	Negative differential signal 2 for port B			





Pin#	Pin Name	Туре	Description
D2	DB2+	I/O	Positive differential signal 2 for port B
D3	DA2-	I/O	Negative differential signal 2 for port A
D4	DA2+	I/O	Positive differential signal 2 for port A
D5	D2-	I/O	Negative differential signal 2 for COM port
D6	D2+	I/O	Positive differential signal 2 for COM port
E1	DB1-	I/O	Negative differential signal 1 for port B
E2	DB1+	I/O	Positive differential signal 1 for port B
E3	DA1-	I/O	Negative differential signal 1 for port A
E4	DA1+	I/O	Positive differential signal 1 for port A
E5	D1-	I/O	Negative differential signal 1 for COM port
E6	D1+	I/O	Positive differential signal 1 for COM port
F1	CLKB-	I/O	Clock negative differential signal for port B
F2	CLKB+	I/O	Clock positive differential signal for port B
F3	CLKA-	I/O	Clock negative differential signal for port A
F4	CLKA+	I/O	Clock positive differential signal for port A
F5	CLK-	I/O	Clock negative differential signal for COM port
F6	CLK+	I/O	Clock positive differential signal for COM port

Pin Description Cont.



Note:



PI3WVR646

Absolute Maximum Ratings

(Above which useful life may be impaired. For user guidelines, not tested.)

	<u> </u>
V _{CC} , Supply Voltage,	0.5V to 6.0V
V _{CNTRL} , DC Input Voltage (OE, SEL) ⁽¹⁾	0.5V to V _{CC}
V _{SW} , DC Switch I/O Voltage ^(1,2)	0.3V to 4.0V
I _{IK} , DC Input Diodes Current	50mA
I _{OUT} , DC Output Current	25mA
T _{STG} , Storage Temperature	65°C to +150°C
Tj, Junction Temperature	125°C
ESD:	
Human Body Model, JEDEC: JESD22-A114, All Pi	ns 2.0kV
Charged Device Model, JEDEC: JESD22-C101	1.0kV

Stresses greater than those listed under MAXIMUM RAT-INGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Note:

1. The input and output negative ratings can be exceeded if the input and output diode current ratings are observed.

2. V_{SW} refers to analog data switch paths.

Recommended Operating Conditions

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications.

Symbol	Description	Test Conditions	Min.	Max.	Units
V _{CC}	Supply Voltage	—	1.5	5.0	V
V _{CNTRL}	Control Input Voltage (SEL, \overline{OE}) ⁽¹⁾	—	0	V _{CC}	V
37	Switch I/O Voltage (CLK-, D-, CLKA-, CLKB-, DA-, DB-)	- HS Mode	0	0.5	V
V _{SW}		- LP Mode	0	1.3	V
T _A	Operating Temperature	_	-40	+85	°C

Note:

1. The control inputs must be held HIGH or LOW; they must not float.

DC and Transient Characteristics

All typical values are at $T_A = 25^{\circ}$ C unless otherwise specified.

				$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$			
Symbol	Description	Test Conditions	$V_{CC}(V)$	Min.	Тур.	Max.	Units
V _{IK}	Clamp Diode Voltage (OE, SEL)	$I_{IN} = -18mA$	1.5	-1.2	_	-0.6	V
V _{IH}	Input Voltage High	SEL, \overline{OE}	1.5 to 5	1.3			V
V _{IL}	Input Voltage Low	SEL, \overline{OE}	1.5 to 5			0.5	V
I _{IN}	Control Input Leakage (OE, SEL)	$V_{CNTRL} = 0$ to V_{CC}	5	-0.5		0.5	μΑ
I _{NO(OFF)} I _{NC(OFF)}	Off Leakage Current of Port CLKA-, DA-, CLKB- and DB-	$V_{SW} = 0.0 \leq DATA \leq 1.3V$	5	-0.5		0.5	μΑ
I _{A(ON)}	On Leakage Current of Common Ports (CLK-, D-)	$V_{SW} = 0.0 \le DATA \le 1.3V$	5	-0.5		0.5	μΑ





DC and Transient Characteristics Cont.

				$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$			
Symbol	Description	Test Conditions	V _{CC} (V)	Min.	Тур.	Max.	Units
I _{OFF}	Power-Off Leakage Current (All I/O Ports)	V _{SW} = 0.0 or 1.3V	0	-0.5	_	0.5	μΑ
I _{OZ}	Off-State Leakage	$\frac{V_{SW} = 0.0 \le DATA \le 1.3V,}{OE = High}$	5	-0.5	_	0.5	μΑ
			1.5				
ROM MURLING	Switch On Resistance for HS MIPI	$I_{ON} = -8mA, \overline{OE} = 0V,$ SEL = V _{CC} or 0V, CLKA,	2.5		6	9	Ω
R _{ON_MIPI_HS}		CLKB, DB- or DA- = 0.2V	3.3		0	,	22
			5				
			1.5				
R _{ON_MIPI_LP}	Switch On Resistance for LP MIPI	$I_{ON} = -8mA, \overline{OE} = 0V,$ SEL = V _{CC} or 0V, CLKA,	2.5		6	9	Ω
NON_MIFI_LF		CLKB, DB- or DA- = $1.2V$	3.3		0		
			5				
	On Resistance Matching Between HS MIPI Channels ⁽¹⁾	$I_{ON} = -8mA$, $\overline{OE} = 0V$, SEL = V _{CC} or 0V, CLKA, CLKB, DB- or DA- = 0.2V	1.5		0.1		
$\Delta R_{ON_MIPI_HS}$			2.5			_	Ω
011_1111_115			3.3				
			5				
	On Resistance Matching Between LP MIPI Channels ⁽¹⁾	$I_{ON} = -8mA, \overline{OE} = 0V,$ SEL = V _{CC} or 0V, CLKA, CLKB, DB- or DA- = 1.2V	1.5		0.1	_	Ω
$\Delta R_{ON_MIPI_LP}$			2.5				
			3.3				
			5				
		$I_{ON} = -8mA$, $\overline{OE} = 0V$,	1.5	_			
R _{ON_FLAT_}	On Resistance Flatness for HS MIPI	SEL = V_{CC} or 0V, CLKA, CLKB, DB- or DA- = 0 to	2.5		0.3	_	Ω
MIPI_HS		0.3V	3.3				
			5				
		$I_{ON} = -8mA$, $\overline{OE} = 0V$,	2.5				
R _{ON_FLAT_} MIPI_LP	On Resistance Flatness for LP MIPI	SEL = V_{CC} or 0V, CLKA, CLKB, DB- or DA- = 0 to	3.3	_	0.3	_	Ω
		CLKB, DB- 01 DA- = 0.00 1.3V	5	-			
I _{CC}	Quiescent Supply Current	$\frac{V_{SEL} = 0 \text{ or } V_{CC}, I_{OUT} = 0,}{OE = 0V}$	5		15	30	μΑ
I _{CCZ}	Quiescent Supply Current (High Impedance)	$\frac{V_{SEL} = 0 \text{ or } V_{CC}, I_{OUT} = 0,}{OE = 0V}$	5		_	1	μΑ
I _{CCT}	Increase in I_{CC} Current Per Control Voltage and V_{CC}	$\frac{V_{SEL} = 0 \text{ or } V_{CC},}{OE = 1.5V}$	5	_	1	_	μA





AC Electrical Characteristics

All typical values are for $V_{CC}=3.3V$ and $T_A=25^{\circ}C$ unless otherwise specified.

				$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$				
Symbol	Description	Test Conditions	V _{CC} (V)	Min.	Тур.	Max.	Units	
t _{INIT}	Initialization Time V _{CC} to Output ⁽¹⁾	$\begin{split} R_{\rm L} &= 50\Omega, \ C_{\rm L} = 0 \text{pF}, \\ V_{\rm SW} &= 0.6 \text{V} \end{split}$	1.5 to 5	_	60	_	μs	
t _{EN}	Enable Time \overline{OE} to Output	$\begin{split} R_{\rm L} &= 50\Omega, \ C_{\rm L} = 0 \text{pF}, \\ V_{\rm SW} &= 0.6 \text{V} \end{split}$	1.5 to 5		60	150	μs	
t _{DIS}	Disable Time \overline{OE} to Output	$\begin{split} R_{\rm L} &= 50\Omega, \ C_{\rm L} = 0 \text{pF}, \\ V_{\rm SW} &= 0.6 \text{V} \end{split}$	1.5 to 5		35	250	ns	
t _{ON}	Turn-On Time SEL to Output	$\begin{split} R_{\rm L} &= 50\Omega, \ C_{\rm L} = 0 \text{pF}, \\ V_{\rm SW} &= 0.6 \text{V} \end{split}$	1.5 to 5		350	1100	ns	
t _{OFF}	Turn-Off Time SEL to Output	$\begin{split} R_L &= 50\Omega, \ C_L = 0 p F, \\ V_{SW} &= 0.6 V \end{split}$	1.5 to 5	_	125	800	ns	
t _{BBM}	Break-Before-Make Time	$\begin{split} R_L &= 50\Omega, \ C_L = 0 p F, \\ V_{SW} &= 0.6 V \end{split}$	1.5 to 5	_	_	450	ns	
t _{PD}	Propagation Delay ⁽¹⁾	$C_{\rm L}$ = 0pF, $R_{\rm L}$ = 50 Ω	1.5 to 5	_		0.25	ns	
O _{IRR}	Off Isolation for MIPI ⁽¹⁾	$\label{eq:RL} \begin{split} \frac{R_L}{OE} &= 50\Omega, \ f = 1250 MHz, \\ \overline{OE} &= HIGH, \\ V_{SW} &= 0.2 V_{PP} \end{split}$	1.5 to 5	_	-26	_	dB	
X _{TALK}	Crosstalk for MIPI ⁽¹⁾	$\begin{split} R_{L} &= 50\Omega, f = 1250 MHz, \\ SEL &= HIGH, \\ V_{SW} &= 0.2 V_{PP} \end{split}$	1.5 to 5	1.5 to 5	_	_	-30	dB
		$\label{eq:RL} \begin{split} R_L &= 50\Omega, f = 1250 \text{MHz}, \\ \text{SEL} &= \text{LOW}, \text{V}_{\text{SW}} = 0.2 \text{V}_{\text{PP}} \end{split}$	-		_	-30		
		$\begin{split} R_L &= 50\Omega, \ C_L = 0 p F, \\ f &= 1250 M H z, \\ V_{SW} &= 0.2 V_{PP} \end{split}$	1.5 to 5	_	-0.9	_	10	
I _{LOSS}	Insertion Loss ⁽¹⁾	$R_L = 50\Omega, C_L = 0pF,$ f = 750MHz, $V_{SW} = 0.2V_{PP}$	1.5 to 5	_	-0.7	_	dB	
BW	-3db Bandwidth ⁽¹⁾	$\begin{split} R_{L} &= 50\Omega, \ C_{L} = 0 p F, \\ V_{SW} &= 0.2 V_{PP} \end{split}$	1.5 to 5	3.0	4.5	_	GHz	

Note:

1. Guaranteed by characterization.





High-Speed-Related AC Electrical Characteristics

				$T_{\rm A} = -40^{\circ} \rm C \ to \ +85^{\circ} \rm C$			
Symbol	Description	Test Conditions	$V_{CC}(V)$	Min.	Тур.	Max.	Units
t _{SK(P)}	HS Mode Skew of Opposite Transitions of the Same Output ⁽¹⁾	$\begin{aligned} R_L &= 50\Omega, \ C_L = 0 p F, \\ V_{SW} &= 0.3V \end{aligned}$	1.5 to 5	_	2	4	
	HS Mode Slew of all Group A or Group B Channels ⁽¹⁾	$R_L = 50\Omega, C_L = 0pF,$ $V_{SW} = 0.3V$	1.5 to 5	_	4	7	ps

Note:

1. Guaranteed by characterization.

Capacitance

			$T_{\rm A} = -40^{\circ} \rm C \ to \ +85^{\circ} \rm C$			
Symbol	Description	Test Conditions	Min.	Тур.	Max.	Units
C _{IN}	Control Pin Input Capacitance ⁽¹⁾	$V_{CC} = 0V$, $f = 1MHz$	_	2.1	_	pF
C _{ON}	On Capacitance ⁽¹⁾	$V_{CC} = 3.3V, \overline{OE} = 0V, f = 1250MHz$ (in HS common value)	_	1.5	_	pF
C _{OFF}	Off Capacitance ⁽¹⁾	V_{CC} or \overline{OE} = 3.3V, f = 1250MHz (both sides in HS common value)		0.9	_	pF

Note:

1. Guaranteed by characterization.







Fig 1. Crosstalk Setup



Fig 3. Differential Insertion Loss

Test Circuit for Dynamic Electrical Characteristics





Fig 2. Off-Isolation Setup





Test Circuit for Electrical Characteristics⁽¹⁻⁴⁾



Notes:

1. C_L = Load capacitance: includes jig and probe capacitance.

2. $R_{\rm T}$ = Termination resistance: should be equal to $Z_{\rm OUT}$ of the Pulse Generator.

3. All input impulses are supplied by generators having the following characteristics: PRR \leq MHz, $Z_O = 50\Omega$, $t_R \leq 2.5$ ns, $t_F \leq 2.5$ ns.

4. The outputs are measured one at a time with one transition per measurement.

Switching Waveforms



Voltage Waveforms for Select Timing

Test Condition

Output 1 Test Condition	Output 2 Test Condition
PA = Low	PA = High
PB = High	PB = Low

Part Marking

CSP Package



Z: Die Rev YY: Year WW: Workweek 1st X: Assembly Site Code 2nd X: Fab Site Code





Packaging Mechanical: 36-CSP (GE)



For latest package information:

See http://www.diodes.com/design/support/packaging/pericom-packaging/packaging-mechanicals-and-thermal-characteristics/.

Ordering Information

Ordering Code	Package Code	Package Description
PI3WVR646GEEX	GE	36-Pin, 2.44×2.44, Wafer Level (CSP)

Notes:

1. No purposely added lead. Fully EU Directive 2002/95/EC (RoHS), 2011/65/EU (RoHS 2) & 2015/863/EU (RoHS 3) compliant.

2. See https://www.diodes.com/quality/lead-free/ for more information about Diodes Incorporated's definitions of Halogen- and Antimony-free, "Green" and Lead-free. 3. Halogen- and Antimony-free "Green" products are defined as those which contain <900ppm bromine, <900ppm chlorine (<1500ppm total Br + Cl) and <1000ppm antimony compounds.

4. E = Pb-free and Green

5. X suffix = Tape/Reel





IMPORTANT NOTICE

DIODES INCORPORATED MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARDS TO THIS DOCUMENT, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION).

Diodes Incorporated and its subsidiaries reserve the right to make modifications, enhancements, improvements, corrections or other changes without further notice to this document and any product described herein. Diodes Incorporated does not assume any liability arising out of the application or use of this document or any product described herein; neither does Diodes Incorporated convey any license under its patent or trademark rights, nor the rights of others. Any Customer or user of this document or products described herein in such applications shall assume all risks of such use and will agree to hold Diodes Incorporated and all the companies whose products are represented on Diodes Incorporated website, harmless against all damages.

Diodes Incorporated does not warrant or accept any liability whatsoever in respect of any products purchased through unauthorized sales channel.

Should Customers purchase or use Diodes Incorporated products for any unintended or unauthorized application, Customers shall indemnify and hold Diodes Incorporated and its representatives harmless against all claims, damages, expenses, and attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized application.

Products described herein may be covered by one or more United States, international or foreign patents pending. Product names and markings noted herein may also be covered by one or more United States, international or foreign trademarks.

This document is written in English but may be translated into multiple languages for reference. Only the English version of this document is the final and determinative format released by Diodes Incorporated.

LIFE SUPPORT

Diodes Incorporated products are specifically not authorized for use as critical components in life support devices or systems without the express written approval of the Chief Executive Officer of Diodes Incorporated. As used herein:

A. Life support devices or systems are devices or systems which:

1. are intended to implant into the body, or

2. support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in significant injury to the user.

B. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the

failure of the life support device or to affect its safety or effectiveness.

Customers represent that they have all necessary expertise in the safety and regulatory ramifications of their life support devices or systems, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of Diodes Incorporated products in such safety-critical, life support devices or systems, notwithstanding any devices- or systems-related information or support that may be provided by Diodes Incorporated. Further, Customers must fully indemnify Diodes Incorporated and its representatives against any damages arising out of the use of Diodes Incorporated products in such safety-critical, life support devices or systems.

Copyright © 2019, Diodes Incorporated

www.diodes.com