integrated.

# 3-Output SIMO Buck-Boost Regulator with Power Sequencer and $3\mu A I_Q$

## **General Description**

The MAX77680/MAX77681 is a 3-channel single-inductor multiple-output (SIMO) buck-boost regulator that regulates three independent rails using only  $3\mu$ A of quiescent current (I<sub>Q</sub>). The SIMO improves battery life by replacing inefficient LDOs while being competitive in efficiency to traditional single-output bucks.

The SIMO operates on a input supply between 2.7V and 5.5V. The outputs are independently programmable between 0.8V and 5.25V depending on ordering option. Each output is a buck-boost with glitchless transition between buck and boost operation. The SIMO can support >300mA loads ( $1.8V_{OUT}$ ,  $3.7V_{IN}$ ).

The device integrates a flexible power sequencer (FPS) to control power-up/down order of each output. The default output voltages and sequence can be programmed at the factory. An I<sup>2</sup>C serial interface is used to further configure the device.

The MAX77680/MAX77681 is available in a 30-bump wafer-level package (WLP). Total solution size is only 15.5mm<sup>2</sup>. For a similar product with an LDO and battery charger, refer to the MAX77650 data sheet.

#### **Applications**

- Hearables: Bluetooth Headphones and Earbuds
- Wearables: Fitness, Health, and Activity Monitors
- Action Cameras, Wearable/Body Cameras
- Low-Power Internet of Things (IoT) Gadgets

### **Benefits and Features**

- Single-Inductor, Multiple-Output (SIMO) Extends Battery Life
  - 300nA Shutdown Current
  - 3.0µA Operating Quiescent Current (3 SIMO Channels On)
  - Improves Overall System Efficiency while Reducing Size
  - Maintains Regulation without Dropout unlike Traditional Bucks
  - Glitchless Buck-Boost Operation
- Compact, High-Efficiency Power Solution
  - · Three Independent Channels from SIMO Regulator
  - 2.7V to 5.5V Input Voltage Range from Single Cell Li-Ion
  - 0.8V to 5.25V Output Voltage Range (Table 1)
  - Flexible Power Sequencing
  - On-Key Input for Hardware Enable
  - Reset Output
- Small Size
  - 2.75mm x 2.15mm (0.7mm max height) WLP
  - 30-Bump, 0.4mm Pitch, 6 x 5 Array
  - 15.2mm<sup>2</sup> Total Solution Size

Ordering Information appears at end of data sheet.



3-Output SIMO Buck-Boost Regulator with Power Sequencer and 3 $\mu A~I_Q$ 

#### **TABLE OF CONTENTS**

| General Description  |
|--|
| Applications   |
| Benefits and Features  |
| Simplified Application Circuit                               |
| Absolute Maximum Ratings                                     |
| Package Information  |
| 30 WLP 0.4mm Pitch   |
| Electrical Characteristics - Top Level                       |
| Electrical Characteristics—SIMO Buck-Boost                   |
| Electrical Characteristics—I <sup>2</sup> C Serial Interface |
| Typical Operating Characteristics                            |
| Bump Configuration   |
| MAX77680/MAX77681  |
| Bump Description   |
| Detailed Description - Top Level                             |
| Support Materials  |
| Top-Level Interconnect Simplified Diagram    23              |
| Voltage Monitors   |
| SYS POR Comparator   |
| SYS Undervoltage-Lockout Comparator 23                       |
| SYS Overvoltage-Lockout Comparator                           |
| nEN Enable Input   |
| nEN Manual Reset   |
| nEN Dual-Functionality: Push-Button vs. Slide-Switch 24      |
| nEN Debounce   |
| Interrupts (nIRQ)  |
| Reset Output (nRST)  |
| Power Hold Input (PWR_HLD)                                   |
| On/Off Controller  |
| Flexible Power Sequencer (FPS)                               |
| Thermal Alarms and Protection                                |
| Register Map   |
| Detailed Description—SIMO Buck-Boost                         |
| SIMO Features and Benefits                                   |
| SIMO Control Scheme  |
| SIMO Soft-Start  |
| SIMO Output Voltage Configuration                            |

# 3-Output SIMO Buck-Boost Regulator with Power Sequencer and 3 $\mu A~I_Q$

## **TABLE OF CONTENTS (CONTINUED)**

| SIMO Efficiency       34         SIMO Applications Information       34         SIMO Available Output Current       34         Inductor Selection       35         Input Capacitor Selection       36         Boost Capacitor Selection       36         Output Capacitor Selection       36         SIMO Switching Frequency       36         Unused SIMO Outputs       37         PCB Layout       38         Detailed Description—I <sup>2</sup> C Serial Interface       38 | SIMO Applications Information       34         SIMO Available Output Current       34         Inductor Selection       35         Input Capacitor Selection       36         Boost Capacitor Selection       36         Output Capacitor Selection       36         Output Capacitor Selection       36         Unused SIMO Switching Frequency       36         Unused SIMO Outputs       37         PCB Layout       36         Detailed Description—I <sup>2</sup> C Serial Interface       38         SIMO Regulator using Hardware On-Key Enable.       39         SIMO Regulator using Software Enable Control.       40 | SIMO Active Discharge Resistance                       | 34 |
|---|--|--|----|
| SIMO Available Output Current34Inductor Selection.35Input Capacitor Selection36Boost Capacitor Selection36Output Capacitor Selection36SIMO Switching Frequency36Unused SIMO Outputs37PCB Layout38Detailed Description—I <sup>2</sup> C Serial Interface38   | SIMO Available Output Current       34         Inductor Selection       35         Input Capacitor Selection       36         Boost Capacitor Selection       36         Output Capacitor Selection       36         SIMO Switching Frequency       36         Unused SIMO Outputs       37         PCB Layout       36         Detailed Description—I <sup>2</sup> C Serial Interface       38         SIMO Regulator using Hardware On-Key Enable.       39         SIMO Regulator using Software Enable Control.       40   | SIMO Efficiency  | 34 |
| Inductor Selection.35Input Capacitor Selection36Boost Capacitor Selection36Output Capacitor Selection36SIMO Switching Frequency36Unused SIMO Outputs37PCB Layout38Detailed Description—I <sup>2</sup> C Serial Interface38  | Inductor Selection       35         Input Capacitor Selection       36         Boost Capacitor Selection       36         Output Capacitor Selection       36         SIMO Switching Frequency       36         Unused SIMO Outputs       37         PCB Layout       36         Detailed Description—I <sup>2</sup> C Serial Interface       38         Typical Application Circuits       39         SIMO Regulator using Hardware On-Key Enable       39         SIMO Regulator using Software Enable Control.       40   | SIMO Applications Information                          | 34 |
| Input Capacitor Selection36Boost Capacitor Selection36Output Capacitor Selection36SIMO Switching Frequency36Unused SIMO Outputs37PCB Layout38Detailed Description—I <sup>2</sup> C Serial Interface38   | Input Capacitor Selection36Boost Capacitor Selection36Output Capacitor Selection36SIMO Switching Frequency36Unused SIMO Outputs37PCB Layout38Detailed Description—I <sup>2</sup> C Serial Interface38Typical Application Circuits39SIMO Regulator using Hardware On-Key Enable39SIMO Regulator using Software Enable Control40   | SIMO Available Output Current                          | 34 |
| Boost Capacitor Selection       36         Output Capacitor Selection       36         SIMO Switching Frequency       36         Unused SIMO Outputs       37         PCB Layout       38         Detailed Description—I <sup>2</sup> C Serial Interface       38   | Boost Capacitor Selection       36         Output Capacitor Selection       36         SIMO Switching Frequency       36         Unused SIMO Outputs       37         PCB Layout       37         Detailed Description—I <sup>2</sup> C Serial Interface       38         Typical Application Circuits       39         SIMO Regulator using Hardware On-Key Enable.       39         SIMO Regulator using Software Enable Control.       40   | Inductor Selection.                                    | 35 |
| Output Capacitor Selection       36         SIMO Switching Frequency       36         Unused SIMO Outputs       37         PCB Layout       38         Detailed Description—I <sup>2</sup> C Serial Interface       38  | Output Capacitor Selection       36         SIMO Switching Frequency       36         Unused SIMO Outputs       37         PCB Layout       38         Detailed Description—I <sup>2</sup> C Serial Interface       38         Typical Application Circuits       39         SIMO Regulator using Hardware On-Key Enable       39         SIMO Regulator using Software Enable Control.       40   | Input Capacitor Selection                              | 36 |
| SIMO Switching Frequency       36         Unused SIMO Outputs       37         PCB Layout       38         Detailed Description—I <sup>2</sup> C Serial Interface       38  | SIMO Switching Frequency       36         Unused SIMO Outputs       37         PCB Layout       38         Detailed Description—I <sup>2</sup> C Serial Interface       38         Typical Application Circuits       39         SIMO Regulator using Hardware On-Key Enable       39         SIMO Regulator using Software Enable Control       40  | Boost Capacitor Selection                              | 36 |
| Unused SIMO Outputs       37         PCB Layout       38         Detailed Description—I <sup>2</sup> C Serial Interface       38  | Unused SIMO Outputs       37         PCB Layout       38         Detailed Description—I <sup>2</sup> C Serial Interface       38         Typical Application Circuits       39         SIMO Regulator using Hardware On-Key Enable       39         SIMO Regulator using Software Enable Control       40  | Output Capacitor Selection                             | 36 |
| PCB Layout  | PCB Layout       38         Detailed Description—I <sup>2</sup> C Serial Interface       38         Typical Application Circuits       39         SIMO Regulator using Hardware On-Key Enable       39         SIMO Regulator using Software Enable Control       40   | SIMO Switching Frequency                               | 36 |
| Detailed Description—I <sup>2</sup> C Serial Interface  | Detailed Description—I <sup>2</sup> C Serial Interface       38         Typical Application Circuits       39         SIMO Regulator using Hardware On-Key Enable       39         SIMO Regulator using Software Enable Control       40   | Unused SIMO Outputs                                    | 37 |
|   | Typical Application Circuits       39         SIMO Regulator using Hardware On-Key Enable.       39         SIMO Regulator using Software Enable Control.       40   | PCB Layout   | 38 |
| Trainel Application Obstation   | SIMO Regulator using Hardware On-Key Enable  | Detailed Description—I <sup>2</sup> C Serial Interface | 38 |
| I ypical Application Circuits   | SIMO Regulator using Software Enable Control 40  | Typical Application Circuits                           | 39 |
| SIMO Regulator using Hardware On-Key Enable   |  | SIMO Regulator using Hardware On-Key Enable.           | 39 |
| SIMO Regulator using Software Enable Control 40   | Ordering Information AC  | SIMO Regulator using Software Enable Control           | 40 |
| Ordering Information  |  | Ordering Information                                   | 40 |
|   | Revision History   | Revision History                                       | 41 |

3-Output SIMO Buck-Boost Regulator with Power Sequencer and 3 $\mu A~I_Q$ 

## **LIST OF FIGURES**

| Figure 1. Top-Level Interconnect Simplified Diagram   | 23 |
|---|----|
| Figure 2. nEN Usage Timing Diagram                    | 24 |
| Figure 3. Debounced Inputs Timing Diagram             | 25 |
| Figure 4. Top-Level On/Off Controller                 | 27 |
| Figure 5. Power-Up/Down Sequence                      | 29 |
| Figure 6. Flexible Power Sequencer Timing Diagram     | 30 |
| Figure 7. Startup Timing Diagram Due to nEN           | 31 |
| Figure 8. SIMO Detailed Block Diagram                 | 32 |
| Figure 9. SIMO Switching Frequency Measurements       | 37 |
| Figure 10. PCB Top-Metal and Component Layout Example | 38 |

# 3-Output SIMO Buck-Boost Regulator with Power Sequencer and 3 $\mu A~I_Q$

## LIST OF TABLES

| Table 1. Regulator Summary                                     | 22 |
|--|----|
| Table 2. On/Off Controller Transitions.                        | 28 |
| Table 3. SIMO Available Output Current for Common Applications | 35 |
| Table 4. Example Inductors.                                    | 36 |
| Table 5. I <sup>2</sup> C Slave Address Options                | 39 |

## 3-Output SIMO Buck-Boost Regulator with Power Sequencer and 3µA I<sub>Q</sub>

#### **Absolute Maximum Ratings**

| nEN, PWR_HLD, nIRQ, nRST to GND   | 0.3V to V <sub>SYS</sub> + 0.3V |
|-----------------------------------|---------------------------------|
| SCL, SDA to GND                   | 0.3V to V <sub>IO</sub> + 0.3V  |
| SYS to GND                        | 0.3V to +6.0V                   |
| SYS to IN_SBB                     | 0.3V to +0.3V                   |
| nIRQ, nRST, SDA Continous Current | ±20mA                           |
| IN_SBB to PGND                    | 0.3V to +6.0V                   |
| LXA Continuous Current (Note 1)   | 1.2A <sub>RMS</sub>             |
| LXB Continuous Current (Note 2)   | 1.2A <sub>RMS</sub>             |
| SBB0, SBB1, SBB2 to PGND (Note 3) | 0.3V to +6.0V                   |
| BST to IN_SBB                     | 0.3V to +6.0V                   |
| BST to LXB                        | 0.3V to +6.0V                   |

| SBB0, SBB1, SBB2 Short-Circuit Duration              | Continuous     |
|--|----------------|
| PGND to GND  | 0.3V to +0.3V  |
| Operating Temperature Range                          | 40°C to +85°C  |
| Junction Temperature                                 | +150°C         |
| Storage Temperature Range                            | 65°C to +150°C |
| Soldering Temperature (reflow)                       |                |
| Continuous Power Dissipation (Multilayer Boar        |                |
| (T <sub>A</sub> = +70°C, derate 20.4mW/°C above +70° | °C)1632mW      |

Note 1: Note 1: LXA has internal clamping diodes to PGND and IN\_SBB. It is normal for these diodes to briefly conduct during switching events. Avoid steady-state conduction of these diodes.

Note 2: Note 2: Do not externally bias LXB. LXB has an internal low-side clamping diode to PGND, and an internal high-side clamping diode that dynamically shifts to the selected SIMO output. It is normal for these internal clamping diodes to briefly conduct during switching events. When the SIMO regulator is disabled, the LXB to PGND absolute maximum voltage is -0.3V to V<sub>SBB0</sub> +0.3V.

Note 3: Note 3: When the active discharge resistor is engaged, limit its power dissipation to an average of 10mW.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## **Package Information**

#### 30 WLP 0.4mm Pitch

| Package Code                          | W302H2+1                       |
|---------------------------------------|--------------------------------|
| Outline Number                        | <u>21-100047</u>               |
| Land Pattern Number                   | Refer to Application Note 1891 |
| Thermal Resistance, Four-Layer Board: |                                |
| Junction to Ambient $(\theta_{JA})$   | 49°C/W (2s2p board)            |

For the latest package outline information and land patterns (footprints), go to <u>www.maximintegrated.com/packages</u>. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to <u>www.maximintegrated.com/thermal-tutorial</u>.

#### **Electrical Characteristics - Top Level**

 $(V_{SYS} = V_{IN\_SBB} = 3.7V, V_{IO} = 1.8V$ , limits are 100% production tested at  $T_A = +25^{\circ}C$ , limits over the operating temperature range ( $T_A = -40^{\circ}C$  to  $+85^{\circ}C$ ) are guaranteed by design and characterization, unless otherwise noted.)

| PARAMETER                  | SYMBOL           | CONDITIONS | MIN | TYP | MAX | UNITS |
|----------------------------|------------------|------------|-----|-----|-----|-------|
| Operating Voltage<br>Range | V <sub>SYS</sub> |            | 2.7 |     | 5.5 | V     |

## 3-Output SIMO Buck-Boost Regulator with Power Sequencer and 3µA I<sub>Q</sub>

## **Electrical Characteristics - Top Level (continued)**

 $(V_{SYS} = V_{IN\_SBB} = 3.7V, V_{IO} = 1.8V)$  limits are 100% production tested at  $T_A = +25^{\circ}C$ , limits over the operating temperature range ( $T_A = -40^{\circ}C$  to  $+85^{\circ}C$ ) are guaranteed by design and characterization, unless otherwise noted.)

| PARAMETER                               | SYMBOL                       | CONE  | ITIONS   | MIN  | TYP    | MAX  | UNITS                                 |
|---|------------------------------|---|--|------|--------|------|---------------------------------------|
|   |                              | Current measured  | Main bias is off<br>(SBIA_EN = 0).<br>This is the standby<br>state     |      | 0.3    | 1    |                                       |
| Shutdown Supply<br>Current              | I <sub>SHDN</sub>            | into SYS and<br>IN_SBB, all<br>resources are off<br>(SBB0, SBB1,<br>SBB2), T <sub>A</sub> = | Main bias is on in<br>low-power mode<br>(SBIA_EN = 1,<br>SBIA_LPM = 1) |      | 1.0    |      | μΑ                                    |
|   |                              | +25°C   | Main bias is on in<br>normal mode<br>(SBIA_EN = 1,<br>SBIA_LPM = 0)    |      | 28.0   |      |                                       |
| Quiescent Supply                        |                              | Current measured<br>into SYS and<br>IN_SBB. SBB0,<br>SBB1, SBB2 are<br>enabled              | Main bias is in low-<br>power mode<br>(SBIA_LPM = 1)                   |      | 3.0    | 13   |                                       |
| Current                                 | lQ                           |   | Main bias is normal<br>mode (SBIA_LPM<br>= 0)                          |      | 37.5   | 60   | μΑ                                    |
| POWER-ON RESET (PO                      | R)                           |   |  |      |        |      |                                       |
| POR Threshold                           | V <sub>POR</sub>             | V <sub>SYS</sub> falling  | 1.6  | 1.9  | 2.1    | V    |                                       |
| POR Threshold<br>Hysteresis             |                              |   |  |      | 100    |      | mV                                    |
| UNDERVOLTAGE LOCK                       | OUT (UVLO)                   | -   |  |      |        |      |                                       |
| UVLO Threshold                          | VSYSUVLO                     | V <sub>SYS</sub> falling, UVLO  | _F[3:0] = 0xA  | 2.5  | 2.6    | 2.7  | v                                     |
|   | VSYSUVLO                     | V <sub>SYS</sub> falling, UVLO  | _F[3:0] = 0xF  | 2.75 | 2.85   | 2.95 | , , , , , , , , , , , , , , , , , , , |
| UVLO Threshold<br>Hysteresis            | V <sub>SYSUVLO_HY</sub><br>S | UVLO_H[3:0] = 0x5   |  |      | 300    |      | mV                                    |
| OVERVOLTAGE LOCKO                       | OUT (OVLO)                   |   |  |      |        |      |                                       |
| OVLO Threshold                          | VSYSOVLO                     | V <sub>SYS</sub> rising   |  | 5.70 | 5.85   | 6.00 | V                                     |
| THERMAL MONITORS                        |                              |   |  |      |        |      |                                       |
| Overtemperature-<br>Lockout Threshold   | T <sub>OTLO</sub>            | T <sub>J</sub> rising   |  |      | 165    |      | °C                                    |
| Thermal Alarm<br>Temperature 1          | T <sub>JAL1</sub>            | T <sub>J</sub> rising   |  |      | 80     |      | °C                                    |
| Thermal Alarm<br>Temperature 2          | T <sub>JAL2</sub>            | T <sub>J</sub> rising   |  |      | 100    |      | °C                                    |
| Thermal Alarm<br>Temperature Hysteresis |                              |   |  |      | 15     |      | °C                                    |
| ENABLE INPUT (nEN)                      |                              |   |  |      |        |      |                                       |
| nEN Input Leakage                       |                              | V <sub>SYS</sub> = 5.5V,  | T <sub>A</sub> = +25°C   | -1   | ±0.001 | +1   | _                                     |
| Current                                 | I <sub>nEN_LKG</sub>         | V <sub>nEN</sub> = 0V, and<br>5.5V  | T <sub>A</sub> = +85°C   |      | ±0.01  |      | μA                                    |

## 3-Output SIMO Buck-Boost Regulator with Power Sequencer and $3\mu A I_Q$

## **Electrical Characteristics - Top Level (continued)**

 $(V_{SYS} = V_{IN\_SBB} = 3.7V, V_{IO} = 1.8V)$  limits are 100% production tested at  $T_A = +25^{\circ}C$ , limits over the operating temperature range ( $T_A = -40^{\circ}C$  to  $+85^{\circ}C$ ) are guaranteed by design and characterization, unless otherwise noted.)

| PARAMETER                           | SYMBOL                  | COND   | ITIONS                 | MIN                       | TYP                       | MAX                       | UNITS |
|-------------------------------------|-------------------------|--|------------------------|---------------------------|---------------------------|---------------------------|-------|
| nEN Input Falling<br>Threshold      | V <sub>TH_nEN_F</sub>   | nEN falling  |                        | V <sub>SYS</sub> -<br>1.4 | V <sub>SYS</sub> -<br>1.0 |                           | V     |
| nEN Input Rising<br>Threshold       | V <sub>TH_nEN_F</sub>   | nEN falling  |                        |                           | V <sub>SYS</sub> -<br>0.9 | V <sub>SYS</sub> -<br>0.6 | V     |
|                                     |                         | DBEN_nEN = 0   |                        |                           | 100                       |                           | μs    |
| nEN Debounce Time                   | <sup>t</sup> DBNC_nEN   | DBEN_nEN = 1   |                        |                           | 30                        |                           | ms    |
|                                     |                         | MRT_OTP = 0  |                        | 14                        | 16                        | 20                        |       |
| nEN Manual Reset Time               | <sup>t</sup> MRST       | MRT_OTP = 1  |                        | 7                         | 8                         | 10.5                      | S     |
| POWER HOLD INPUT (P                 | WR_HLD)                 |  |                        |                           |                           |                           |       |
| PWR_HLD Input                       |                         | $V_{SYS} = V_{IO} = 5.5V,$   | T <sub>A</sub> = +25°C | -1                        | ±0.001                    | +1                        |       |
| Leakage Current                     | IPWR_HLD_LK<br>G        | V <sub>PWR_HLD</sub> = 0V,<br>and 5.5V   | T <sub>A</sub> = +85°C |                           | ±0.01                     |                           | μA    |
| PWR_HLD Input<br>Voltage Low        | VIL                     | V <sub>IO</sub> = 1.8V   |                        |                           |                           | 0.3 x V <sub>IO</sub>     | V     |
| PWR_HLD Input<br>Voltage High       | VIH                     | V <sub>IO</sub> = 1.8V   |                        | 0.7 x V <sub>IO</sub>     |                           |                           | V     |
| PWR_HLD Input<br>Hysteresis         | V <sub>HYS</sub>        | V <sub>IO</sub> = 1.8V   |                        |                           | 50                        |                           | mV    |
| PWR_HLD Glitch Filter               | <sup>t</sup> PWR_HLD_GF | Both rising and falling edges are filtered   |                        |                           | 100                       |                           | μs    |
| PWR_HLD Wait Time                   | tpwr_hld_wa<br>IT       | Maximum time for PWR_HLD input to<br>assert after nRST deasserts during the<br>power-up sequence |                        | 3.5                       | 4.0                       | 5.0                       | s     |
| OPEN-DRAIN INTERRU                  | PT OUTPUT (nIR          | Q)   |                        |                           |                           |                           |       |
| nIRQ Output Voltage<br>Low          | V <sub>OL</sub>         | I <sub>SINK</sub> = 2mA  |                        |                           |                           | 0.4                       | V     |
| nIRQ Output Falling<br>Edge Time    | t <sub>f_nIRQ</sub>     | C <sub>IRQ</sub> = 25pF  |                        |                           | 2                         |                           | ns    |
|                                     |                         | V <sub>SYS</sub> = V <sub>IO</sub> = 5.5V,   | T <sub>A</sub> = +25°C | -1                        | ±0.001                    | +1                        |       |
| nIRQ Output High<br>Leakage Current | l <sub>nIRQ_LKG</sub>   | nIRQ set to be high<br>impedance (i.e., no<br>interrupts), V <sub>nIRQ</sub> =<br>0V and 5.5V    | T <sub>A</sub> = +85°C |                           | ±0.01                     |                           | μA    |
| OPEN-DRAIN RESET OU                 | JTPUT (nRST)            |  |                        |                           |                           |                           |       |
| nRST Output Voltage<br>Low          | V <sub>OL</sub>         | I <sub>SINK</sub> = 2mA  |                        |                           |                           | 0.4                       | V     |
| nRST Output Falling<br>Edge Time    | t <sub>f_nRST</sub>     | C <sub>RST</sub> = 25pF  |                        |                           | 2                         |                           | ns    |
| nRST Deassert Delay<br>Time         | <sup>t</sup> RSTODD     | See Figure 5 for more information  |                        |                           | 5.12                      |                           | ms    |
| nRST Assert Delay<br>Time           | t <sub>RSTOAD</sub>     | See Figure 5 for mor   | e information          |                           | 10.24                     |                           | ms    |

## 3-Output SIMO Buck-Boost Regulator with Power Sequencer and 3µA I<sub>Q</sub>

## **Electrical Characteristics - Top Level (continued)**

 $(V_{SYS} = V_{IN\_SBB} = 3.7V, V_{IO} = 1.8V$ , limits are 100% production tested at  $T_A = +25^{\circ}C$ , limits over the operating temperature range ( $T_A = -40^{\circ}C$  to  $+85^{\circ}C$ ) are guaranteed by design and characterization, unless otherwise noted.)

| PARAMETER                           | SYMBOL                 | COND  | ITIONS                 | MIN | TYP    | MAX | UNITS |
|-------------------------------------|------------------------|---|------------------------|-----|--------|-----|-------|
|                                     |                        | V <sub>SYS</sub> = V <sub>IO</sub> =  | T <sub>A</sub> = +25°C | -1  | ±0.001 | +1  |       |
| nRST Output High<br>Leakage Current | l <sub>n</sub> RST_LKG | 5.5V, nRST set to<br>be high impedance<br>(i.e., not reset),<br>$V_{nRST} = 0V$ and<br>5.5V | T <sub>A</sub> = +85°C |     | ±0.01  |     | μΑ    |
| FLEXIBLE POWER SEQ                  | JENCER                 |   |                        |     |        |     |       |
| Power-Up Event Periods              | t <sub>EN</sub>        | See Figure 6  |                        |     | 1.28   |     | ms    |
| Power-Down Event<br>Periods         | t <sub>DIS</sub>       | See Figure 6  |                        |     | 2.56   |     | ms    |

#### **Electrical Characteristics—SIMO Buck-Boost**

 $(V_{SYS} = 3.7V, V_{IN\_SBB} = 3.7V, C_{SBBx} = 10\mu$ F, L = 1.5µH, limits are 100% production tested at T<sub>A</sub> = +25°C, limits over the operating temperature range (T<sub>A</sub> = -40°C to +85°C) are guaranteed by design and characterization, unless otherwise noted.)

| PARAMETER                 | SYMBOL     | CONDITIONS | MIN | ТҮР    | MAX | UNITS |
|---------------------------|------------|------------|-----|--------|-----|-------|
| OUTPUT VOLTAGE RAN        | NGE (SBB0) |            | ·   |        |     | 1     |
| Minimum Output<br>Voltage |            |            |     | 0.8    |     | V     |
| Maximum Output<br>Voltage |            |            |     | 2.375  |     | V     |
| Output DAC Bits           |            |            |     | 6      |     | bits  |
| Output DAC LSB Size       |            |            |     | 25     |     | mV    |
| OUTPUT VOLTAGE RAN        | NGE (SBB1) |            |     |        |     |       |
| Minimum Output            |            | MAX77680   |     | 0.8    |     | V     |
| Voltage                   |            | MAX77681   |     | 2.4    |     | V     |
| Maximum Output            |            | MAX77680   |     | 1.5875 |     | - V   |
| Voltage                   |            | MAX77681   |     | 5.25   |     | V     |
| Output DAC Bits           |            |            |     | 6      |     | bits  |
|                           |            | MAX77680   |     | 12.5   |     | - mV  |
| Output DAC LSB Size       |            | MAX77681   |     | 50     |     |       |
| OUTPUT VOLTAGE RAN        | IGE (SBB2) |            | ·   |        |     |       |
| Minimum Output            |            | MAX77680   |     | 0.8    |     | N     |
| Voltage                   |            | MAX77681   |     | 2.4    |     | V     |
| Maximum Output            |            | MAX77680   |     | 3.95   |     | v     |
| Voltage                   |            | MAX77681   |     | 5.25   |     |       |
| Output DAC Bits           |            |            |     | 6      |     | bits  |
| Output DAC LSB Size       |            |            |     | 50     |     | mV    |

## 3-Output SIMO Buck-Boost Regulator with Power Sequencer and 3µA I<sub>Q</sub>

## **Electrical Characteristics—SIMO Buck-Boost (continued)**

 $(V_{SYS} = 3.7V, V_{IN\_SBB} = 3.7V, C_{SBBx} = 10\mu$ F, L = 1.5µH, limits are 100% production tested at T<sub>A</sub> = +25°C, limits over the operating temperature range (T<sub>A</sub> = -40°C to +85°C) are guaranteed by design and characterization, unless otherwise noted.)

| PARAMETER   | SYMBOL   | COND  | MIN                                | TYP   | MAX   | UNITS |       |
|---|--|---|------------------------------------|-------|-------|-------|-------|
| OUTPUT VOLTAGE AC                                   | CURACY   |   |                                    |       |       |       |       |
|   |  | V <sub>SBBx</sub> falling,<br>threshold where<br>LXA switches high.   | T <sub>A</sub> = +25°C             | -2.5  |       | +2.5  | -     |
| Output Voltage<br>Accuracy                          |  | Specified as a<br>percentage of<br>target output<br>voltage   | T <sub>A</sub> = -40°C<br>to +85°C | -4.0  |       | +4.0  | %     |
| TIMING CHARACTERIS                                  | TICS   |   |                                    |       |       |       |       |
| Enable Delay  |  | Delay time from the<br>first enable signal to<br>switch in order to se  | when it begins to                  |       | 60    |       | μs    |
| Soft-Start Slew Rate                                | dV/dt <sub>SS</sub>  |   |                                    | 3.3   | 5.0   | 6.6   | mV/µs |
| POWER STAGE CHARA                                   | CTERISTICS   |   |                                    |       |       |       |       |
|   |  | SBB0, SBB1,   | T <sub>A</sub> = +25°C             | -1.0  | ±0.1  | +1.0  |       |
| LXA Leakage Current                                 |  | SBB2 are disabled,<br>$V_{IN\_SBB} = 5.5V$ ,<br>$V_{LXA} = 0V$ or 5.5V  | T <sub>A</sub> = +85°C             |       | ±1.0  |       | μA    |
| LXB Leakage Current VIN_SBB<br>V <sub>LXA</sub> = 0 | SBB0, SBB1,  | T <sub>A</sub> = +25°C  | -1.0                               | ±0.1  | +1.0  |       |       |
|   | SBB2 are disabled,<br>$V_{IN\_SBB} = 5.5V$ ,<br>$V_{LXA} = 0V \text{ or } 5.5V$ ,<br>all $V_{SBBx} = 5.5V$ | T <sub>A</sub> = +85°C  |                                    | ±1.0  |       | μA    |       |
|   |  | V <sub>IN SBB</sub> = 5.5V,   | T <sub>A</sub> = +25°C             |       | +0.01 | +1.0  |       |
| BST Leakage Current                                 |  | V <sub>LXB</sub> = 5.5V,<br>V <sub>BST</sub> = 11V  | T <sub>A</sub> = +85°C             |       | +0.1  |       | μA    |
|   |  | SBB0, SBB1,   | T <sub>A</sub> = +25°C             |       | +0.1  | +1.0  |       |
| Disabled Output<br>Leakage Current                  |  | SBB2 are disabled,<br>active-discharge<br>disabled<br>(ADE_SBBx = 0),<br>$V_{SBBx} = 5.5V$ ,<br>$V_{LXB} = 0V$ , $V_{SYS} =$<br>$V_{IN}\_SBB = V_{BST} =$<br>5.5V | T <sub>A</sub> = +85°C             |       | +0.2  |       | Αų    |
| Active Discharge<br>Impedance                       | R <sub>AD_SBBx</sub>   | SBB0, SBB1, SBB2 are disabled, active discharge enabled (ADE_SBBx = 1)  |                                    | 80    | 140   | 260   | Ω     |
| CONTROL SCHEME                                      |  |   |                                    |       |       |       |       |
|   |  | IP_SBBx = 0b11  |                                    | 0.414 | 0.500 | 0.586 |       |
| Peak Current Limit                                  | In   | IP_SBBx = 0b10  |                                    | 0.589 | 0.707 | 0.806 | - A   |
| (Note 4)  | IP_SBB   | IP_SBBx = 0b01  |                                    | 0.713 | 0.866 | 0.947 |       |
|   |  | IP_SBBx = 0b00  |                                    | 0.892 | 1.000 | 1.108 |       |

# 3-Output SIMO Buck-Boost Regulator with Power Sequencer and 3 $\mu A~I_Q$

## Electrical Characteristics—I<sup>2</sup>C Serial Interface

 $(V_{SYS} = V_{IN\_SBB} = 3.7V, V_{IO} = 1.8V)$ , limits are 100% production tested at  $T_A = +25^{\circ}C$ , limits over the operating temperature range  $(T_A = -40^{\circ}C \text{ to } +85^{\circ}C)$  are guaranteed by design and characterization, unless otherwise noted.)

| PARAMETER   | SYMBOL              | CONDITIONS   | MIN                   | TYP                       | MAX                   | UNITS |
|---|---------------------|--|-----------------------|---------------------------|-----------------------|-------|
| POWER SUPPLY  |                     | •  |                       |                           |                       |       |
| V <sub>IO</sub> Voltage Range   | V <sub>IO</sub>     |  | 1.7                   | 1.8                       | 3.6                   | V     |
| V Dias Current  |                     | V <sub>IO</sub> = 3.6V, V <sub>SDA</sub> = V <sub>SCL</sub> = 0V or 3.6V | -1                    | 0                         | +1                    | ۵     |
| V <sub>IO</sub> Bias Current  |                     | V <sub>IO</sub> = 1.7V, V <sub>SDA</sub> = V <sub>SCL</sub> = 0V or 1.7V | -1                    | 0                         | +1                    | μA    |
| SDA AND SCL I/O STAG  | E                   |  | 1                     |                           |                       |       |
| SCL, SDA Input High<br>Voltage  | VIH                 | V <sub>IO</sub> = 1.7V to 3.6V   | 0.7 x V <sub>IO</sub> |                           |                       | V     |
| SCL, SDA Input Low<br>Voltage   | V <sub>IL</sub>     | V <sub>IO</sub> = 1.7V to 3.6V   |                       |                           | 0.3 x V <sub>IO</sub> | V     |
| SCL, SDA Input<br>Hysteresis  | V <sub>HYS</sub>    |  |                       | 0.05 x<br>V <sub>IO</sub> |                       | V     |
| SCL, SDA Input<br>Leakage Current   | lı                  | $V_{IO}$ = 3.6V, $V_{SCL}$ = $V_{SDA}$ = 0V and 3.6V                     | -10                   |                           | +10                   | μA    |
| SDA Output Low<br>Voltage   | V <sub>OL</sub>     | Sinking 20mA   |                       |                           | 0.4                   | V     |
| SCL, SDA Pin<br>Capacitance   | CI                  |  |                       | 10                        |                       | pF    |
| Output Fall Time from $V_{IH}$ to $V_{IL}$ (Note 4)                                       | t <sub>OF</sub>     |  |                       |                           | 120                   | ns    |
| I <sup>2</sup> C-COMPATIBLE INTER   | FACE TIMING         | (HIGH-SPEED MODE, CB = 100pF) (Note 5                                    | )                     |                           |                       |       |
| Clock Frequency   | f <sub>SCL</sub>    |  |                       |                           | 3.4                   | MHz   |
| Setup Time REPEATED<br>START Condition  | <sup>t</sup> SU_STA |  | 160                   |                           |                       | ns    |
| Hold Time (REPEATED)<br>START Condition   | <sup>t</sup> HD_STA |  | 160                   |                           |                       | ns    |
| SCL Low Period  | <sup>t</sup> LOW    |  | 160                   |                           |                       | ns    |
| SCL High Period   | thigh               |  | 60                    |                           |                       | ns    |
| Data Setup Time   | <sup>t</sup> SU_DAT |  | 10                    |                           |                       | ns    |
| Data Hold Time  | <sup>t</sup> HD_DAT |  | 0                     |                           | 70                    | ns    |
| SCL Rise Time   | t <sub>rCL</sub>    | T <sub>A</sub> = +25°C   | 10                    |                           | 40                    | ns    |
| Rise Time of SCL Signal<br>after REPEATED<br>START Condition and<br>after Acknowledge Bit | <sup>t</sup> rCL1   | T <sub>A</sub> = +25°C   | 10                    | _                         | 80                    | ns    |
| SCL Fall Time   | t <sub>fCL</sub>    | T <sub>A</sub> = +25°C   | 10                    |                           | 40                    | ns    |
| SDA Rise Time   | t <sub>rDA</sub>    | T <sub>A</sub> = +25°C   | 10                    |                           | 80                    | ns    |
| SDA Fall Time   | t <sub>fDA</sub>    | T <sub>A</sub> = +25°C   | 10                    |                           | 80                    | ns    |
| Setup Time for STOP<br>Condition  | tsu_sто             |  | 160                   |                           |                       | ns    |
| Bus Capacitance   | CB                  |  |                       |                           | 100                   | pF    |

## 3-Output SIMO Buck-Boost Regulator with Power Sequencer and 3µA I<sub>Q</sub>

## **Electrical Characteristics—I<sup>2</sup>C Serial Interface (continued)**

 $(V_{SYS} = V_{IN\_SBB} = 3.7V, V_{IO} = 1.8V)$ , limits are 100% production tested at  $T_A = +25^{\circ}C$ , limits over the operating temperature range  $(T_A = -40^{\circ}C \text{ to } +85^{\circ}C)$  are guaranteed by design and characterization, unless otherwise noted.)

| PARAMETER   | SYMBOL              | CONDITIONS  | MIN         | TYP | MAX  | UNITS |
|---|---------------------|---|-------------|-----|------|-------|
| Pulse Width of<br>Suppressed Spikes   | t <sub>SP</sub>     | Maximum pulse width of spikes that must be suppressed by the input filter |             | 10  |      | ns    |
| I <sup>2</sup> C-COMPATIBLE INTER   | FACE TIMING (       | STANDARD, FAST, AND FAST-MODE PLU   | S) (Note 5) |     |      |       |
| Clock Frequency   | f <sub>SCL</sub>    |   | 0           |     | 1000 | kHz   |
| Hold Time (REPEATED)<br>START Condition   | t <sub>HD;STA</sub> |   | 0.26        |     |      | μs    |
| SCL Low Period  | t <sub>LOW</sub>    |   | 0.5         |     |      | μs    |
| SCL High Period   | t <sub>HIGH</sub>   |   | 0.26        |     |      | μs    |
| Setup Time REPEATED<br>START Condition  | <sup>t</sup> SU_STA |   | 0.26        |     |      | μs    |
| Data Hold Time  | <sup>t</sup> HD_DAT |   | 0           |     |      | μs    |
| Data Setup Time   | tsu_dat             |   | 50          |     |      | ns    |
| Setup Time for STOP<br>Condition  | tsu_sto             |   | 0.26        |     |      | μs    |
| Bus Free Time between<br>STOP and START<br>Condition                                      | <sup>t</sup> BUF    |   | 0.5         |     |      | μs    |
| Pulse Width of<br>Suppressed Spikes   | t <sub>SP</sub>     | Maximum pulse width of spikes that must be suppressed by the input filter |             | 50  |      | ns    |
| I <sup>2</sup> C-COMPATIBLE INTER   | FACE TIMING (       | HIGH-SPEED MODE, CB = 400pF) (Note 5)                                     |             |     |      |       |
| Clock Frequency   | f <sub>SCL</sub>    |   |             |     | 1.7  | MHz   |
| Setup Time REPEATED<br>START Condition  | <sup>t</sup> SU_STA |   | 160         |     |      | ns    |
| Hold Time (REPEATED)<br>START Condition   | <sup>t</sup> HD_STA |   | 160         |     |      | ns    |
| SCL Low Period  | tLOW                |   | 320         |     |      | ns    |
| SCL High Period   | t <sub>HIGH</sub>   |   | 120         |     |      | ns    |
| Data Setup Time   | <sup>t</sup> SU_DAT |   | 10          |     |      | ns    |
| Data Hold Time  | <sup>t</sup> HD_DAT |   | 0           |     | 150  | ns    |
| SCL Rise Time   | t <sub>RCL</sub>    | T <sub>A</sub> = +25°C  | 20          |     | 80   | ns    |
| Rise Time of SCL Signal<br>after REPEATED<br>START Condition and<br>after Acknowledge Bit | <sup>t</sup> RCL1   | T <sub>A</sub> = +25°C  | 20          |     | 80   | ns    |
| SCL Fall Time   | t <sub>FCL</sub>    | T <sub>A</sub> = +25°C  | 20          |     | 80   | ns    |
| SDA Rise Time   | t <sub>RDA</sub>    | T <sub>A</sub> = +25°C  | 20          |     | 160  | ns    |
| SDA Fall Time   | t <sub>FDA</sub>    | T <sub>A</sub> = +25°C  | 20          |     | 160  | ns    |
| Setup Time for STOP<br>Condition  | <sup>t</sup> su_sто |   | 160         |     |      | ns    |
| Bus Capacitance   | CB                  |   |             |     | 400  | pF    |

## 3-Output SIMO Buck-Boost Regulator with Power Sequencer and 3µA I<sub>Q</sub>

## **Electrical Characteristics—I<sup>2</sup>C Serial Interface (continued)**

 $(V_{SYS} = V_{IN\_SBB} = 3.7V, V_{IO} = 1.8V)$ , limits are 100% production tested at  $T_A = +25^{\circ}C$ , limits over the operating temperature range  $(T_A = -40^{\circ}C \text{ to } +85^{\circ}C)$  are guaranteed by design and characterization, unless otherwise noted.)

| PARAMETER                           | SYMBOL          | CONDITIONS  | MIN | TYP | MAX | UNITS |
|-------------------------------------|-----------------|---|-----|-----|-----|-------|
| Pulse Width of<br>Suppressed Spikes | t <sub>SP</sub> | Maximum pulse width of spikes that must be suppressed by the input filter |     | 10  |     | ns    |

Note 4: Typical values align with bench observations using the stated conditions. Minimum and maximum values are tested in production with DC currents. See the <u>Typical Operating Characteristics</u> SIMO switching waveforms to gain more insight on this specification.

Note 5: Design guidance only. Not production tested.

## **Typical Operating Characteristics**

2

1

0

2.5 3.0 3.5 4.0 4.5 5.0 5.5

 $V_{BATT}\left(V\right)$ 

(Typical Applications Circuit, V<sub>SYS</sub> = V<sub>IN SBB</sub> = 3.7V, V<sub>IO</sub> = 1.8V, L = 1.5µH, T<sub>A</sub> = +25°C, unless otherwise noted.)



2

1

0

-40

-15

10

TEMPERATURE (°C)

35

60

85

## 3-Output SIMO Buck-Boost Regulator with Power Sequencer and 3µA IQ

300

BB = 866mA

200

150

200

250

400

## **Typical Operating Characteristics (continued)**

(Typical Applications Circuit,  $V_{SYS} = V_{IN SBB} = 3.7V$ ,  $V_{IO} = 1.8V$ , L =  $1.5\mu$ H, T<sub>A</sub> = +25°C, unless otherwise noted.)

(Typical Applications Circuit,  $V_{SYS} = V_{IN\_SBB} = 3.7V$ ,  $V_{IO} = 1.8V$ , L = 2.2µH (TOKO DFE2012210S-2R2M, 127m $\Omega$ , 2.0mm x 1.2mm x 1.2 1.0mm),  $T_A = +25^{\circ}C$ , unless otherwise noted.)



## 3-Output SIMO Buck-Boost Regulator with Power Sequencer and 3µA Io

SBB = 3

250

150

150

## **Typical Operating Characteristics (continued)**

(Typical Applications Circuit,  $V_{SYS} = V_{IN\_SBB} = 3.7V$ ,  $V_{IO} = 1.8V$ , L =  $1.5\mu$ H, T<sub>A</sub> = +25°C, unless otherwise noted.)

(Typical Applications Circuit,  $V_{SYS} = V_{IN\_SBB} = 3.7V$ ,  $V_{IO} = 1.8V$ , L = 2.2µH (TOKO DFE2012210S-2R2M, 127m $\Omega$ , 2.0mm x 1.2mm x 1.2 1.0mm),  $T_A = +25^{\circ}C$ , unless otherwise noted.)



## 3-Output SIMO Buck-Boost Regulator with Power Sequencer and 3µA I<sub>Q</sub>

## **Typical Operating Characteristics (continued)**

(Typical Applications Circuit,  $V_{SYS} = V_{IN SBB} = 3.7V$ ,  $V_{IO} = 1.8V$ , L =  $1.5\mu$ H, T<sub>A</sub> = +25°C, unless otherwise noted.)

(Typical Applications Circuit,  $V_{SYS} = V_{IN\_SBB} = 3.7V$ ,  $V_{IO} = 1.8V$ , L = 2.2µH (TOKO DFE2012210S-2R2M, 127m $\Omega$ , 2.0mm x 1.2mm x 1.0mm), T<sub>A</sub> = +25°C, unless otherwise noted.)



OUTPUT CURRENT (mA)







## 3-Output SIMO Buck-Boost Regulator with Power Sequencer and 3µA IQ

VIN\_SBB = 3.0V

## **Typical Operating Characteristics (continued)**

(Typical Applications Circuit,  $V_{SYS} = V_{IN SBB} = 3.7V$ ,  $V_{IO} = 1.8V$ , L =  $1.5\mu$ H, T<sub>A</sub> = +25°C, unless otherwise noted.)

(Typical Applications Circuit,  $V_{SYS} = V_{IN\_SBB} = 3.7V$ ,  $V_{IO} = 1.8V$ , L = 2.2µH (TOKO DFE2012210S-2R2M, 127m $\Omega$ , 2.0mm x 1.2mm x 1.2 1.0mm),  $T_A = +25^{\circ}C$ , unless otherwise noted.)







## 3-Output SIMO Buck-Boost Regulator with Power Sequencer and 3µA I<sub>Q</sub>

## **Typical Operating Characteristics (continued)**

(Typical Applications Circuit,  $V_{SYS} = V_{IN}$  SBB = 3.7V,  $V_{IO} = 1.8V$ , L = 1.5µH, T<sub>A</sub> = +25°C, unless otherwise noted.)















## 3-Output SIMO Buck-Boost Regulator with Power Sequencer and 3µA I<sub>Q</sub>

## **Typical Operating Characteristics (continued)**

(Typical Applications Circuit, V<sub>SYS</sub> = V<sub>IN SBB</sub> = 3.7V, V<sub>IO</sub> = 1.8V, L = 1.5µH, T<sub>A</sub> = +25°C, unless otherwise noted.)





## 3-Output SIMO Buck-Boost Regulator with Power Sequencer and 3µA I<sub>Q</sub>

## **Bump Configuration**

#### MAX77680/MAX77681



## **Bump Description**

| PIN  | NAME    | FUNCTION   | TYPE              |
|--|---------|--|-------------------|
| TOP-LEVE   | L_      |  |                   |
| A1   | PWR_HLD | Active-High Power Hold Input. Assert PWR_HLD to keep the on/off controller in its on state. If PWR_HLD is not needed, connect it to SYS and use the SFT_RST bits to power the device down. | digital<br>input  |
| A2   | nEN     | ctive-Low Enable Input. EN supports push-button or slide-switch configurations.  |                   |
| A3   | SDA     | I <sup>2</sup> C Data  | digital i/o       |
| B4   | SCL     | I <sup>2</sup> C Clock   | digital<br>input  |
| B2   | nRST    | Active-Low, Open-Drain Reset Output. Connect a 100k $\Omega$ pullup resistor between RST and a voltage equal to or less than $V_{SYS}.$  | digital<br>output |
| C2   | nIRQ    | Active-Low, Open-Drain Interrupt Output. Connect a 100k $\Omega$ pullup resistor between IRQ and a voltage equal to or less than V <sub>SYS</sub> .  | digital<br>output |
| E2, E3   | SYS     | System Power Output. SYS provides power to the system resources as well as the control logic of the device. Connect to IN_SBB and bypass to GND with a $22\mu$ F ceramic capacitor.        | power<br>output   |
| A4, A5,<br>A6, B1,<br>B3, B5,<br>B6, C3,<br>D1, D2, E1 | GND     | Quiet Ground. Connect GND and PGND to the low-impedance ground plane of the PCB.   | ground            |

# 3-Output SIMO Buck-Boost Regulator with Power Sequencer and 3 $\mu A~I_Q$

## **Bump Description (continued)**

| PIN       | NAME            | FUNCTION   | TYPE            |
|-----------|-----------------|--|-----------------|
| C4        | V <sub>IO</sub> | <sup>2</sup> C Interface Power   |                 |
| C1, D3    | NC              | No Connection. Not internally connected.   |                 |
| SIMO BUCI | K-BOOST         |  |                 |
| E4        | IN_SBB          | SIMO Power Input. Connect IN_SBB to SYS and bypass to PGND with a 22µF ceramic capacitor as close as possible to the IN_SBB pin.   | power<br>input  |
| C6        | SBB0            | SIMO Buck-Boost Output 0. SBB0 is the power output for channel 0 of the SIMO buckboost. Bypass SBB0 to PGND with a $10\mu$ F ceramic capacitor.  | power<br>output |
| D6        | SBB1            | SIMO Buck-Boost Output 1. SBB1 is the power output for channel 1 of the SIMO buck-<br>boost. Bypass SBB1 to PGND with a 10µF ceramic capacitor.  | power<br>output |
| E6        | SBB2            | SIMO Buck-Boost Output 2. SBB2 is the power output for channel 2 of the SIMO buckboost. Bypass SBB2 to PGND with a $10\mu$ F ceramic capacitor.  | power<br>output |
| C5        | BST             | SIMO Power Input for the High-Side Output NMOS Drivers. Connect a 3300pF ceramic capacitor between BST and LXB.  | power<br>input  |
| D4        | LXA             | Switching Node A. LXA is driven between PGND and IN_SBB when any SIMO channel is enabled. LXA is driven to PGND when all SIMO channels are disabled. Connect a 1.5µH inductor between LXA and LXB. |                 |
| D5        | LXB             | Switching Node B. LXB is driven between PGND and SBBx when SBBx is enabled. LXB is driven to PGND when all SIMO channels are disabled. Connect a 1.5µH inductor between LXA and LXB.               |                 |
| E5        | PGND            | Power ground for the SIMO low-side FETs. Connect both PGND and GND to the low-<br>impedance ground plane of the PCB.   | ground          |

## 3-Output SIMO Buck-Boost Regulator with Power Sequencer and $3\mu A I_Q$

#### **Detailed Description - Top Level**

The MAX77680/MAX77681 provide highly-integrated power solutions for low-power applications where small size, low quiescent current, and efficiency are critical. The device integrates a single-inductor, multiple-output (SIMO) buck-boost regulator with three output channels. See <u>Table 1</u>. The three outputs of the SIMO regulator share capacity and are typically capable of providing 300mA total to the system.

A bidirectional I<sup>2</sup>C serial interface allows for configuring and checking the status of the device. An internal on/off controller interfaces to either a momentary push-button on-key or an on-key slider-switch. Furthermore, the on/off controller provides power-up/down sequencing for the regulators as well as other functions such as manual reset.

| REGULATOR<br>NAME | REGULATOR<br>TOPOLOGY | MAXIMUM<br>I <sub>OUT</sub> (mA) | V <sub>IN</sub><br>RANGE<br>(V) | MAX77680 V <sub>OUT</sub> RANGE/<br>RESOLUTION | MAX77681 V <sub>OUT</sub> RANGE/<br>RESOLUTION |
|-------------------|-----------------------|----------------------------------|---------------------------------|--|--|
| SBB0              | SIMO                  | up to 300*                       | 2.7 to 5.5                      | 0.8V to 2.375V in 25mV steps                   | 0.8V to 2.375V in 25mV steps                   |
| SBB1              | SIMO                  | up to 300*                       | 2.7 to 5.5                      | 0.8V to 1.5875V in 12.5mV<br>steps             | 2.4V to 5.25V in 50mV steps                    |
| SBB2              | SIMO                  | up to 300*                       | 2.7 to 5.5                      | 0.8V to 3.95V in 50mV steps                    | 2.4V to 5.25V in 50mV steps                    |

#### **Table 1. Regulator Summary**

\*Shared capacity with other SBBx channels. See the <u>SIMO Available Output Current</u> section for more information.

#### **Support Materials**

The following support materials are available for these devices.

- <u>AN6472: MAX77680/MAX77681 Programmer's Guide</u> provides a description of all device registers and software advice.
- <u>AN6473: MAX77680/MAX77681 I<sup>2</sup>C-Compatible Serial Interface Implementation Guide</u> provides a detailed look at the I<sup>2</sup>C serial interface and standard read/write patterns.
- <u>MAX77680/MAX77681 SIMO Calculator</u> details the SIMO design procedure. See the <u>SIMO Available Output</u> <u>Current</u> section of the data sheet for more information.

Visit the product page at www.maximintegrated.com/MAX77680 and/or contact Maxim for more information.

# 3-Output SIMO Buck-Boost Regulator with Power Sequencer and $3\mu A I_Q$

#### **Top-Level Interconnect Simplified Diagram**

Figure 1 shows simplified internal signal routing.



Figure 1. Top-Level Interconnect Simplified Diagram

#### Voltage Monitors

#### **SYS POR Comparator**

The SYS POR comparator monitors  $V_{SYS}$  and generates a power-on reset signal (POR). When  $V_{SYS}$  is below  $V_{POR}$ , the device is held in reset (SYSRST = 1). When  $V_{SYS}$  rises above  $V_{POR}$ , internal signals and on-chip memory stabilize and the device is released from reset (SYSRST = 0).

#### SYS Undervoltage-Lockout Comparator

The SYS undervoltage-lockout (UVLO) comparator monitors  $V_{SYS}$  and generates a SYSUVLO signal when the  $V_{SYS}$  falls below the UVLO threshold. The SYSUVLO signal is provided to the top-level digital controller. See <u>Figure 4</u> and <u>Table 2</u> for additional information regarding the UVLO comparator:

- When the device is in the STANDBY state, the UVLO comparator is disabled.
- When transitioning out of the STANDBY state, the UVLO comparator is enabled allowing the device to check for sufficient input voltage. If the device has sufficient input voltage, it can transition to the on-state; if there is insufficient input voltage, the device transitions back to the STANDBY state.

#### SYS Overvoltage-Lockout Comparator

The devices are rated for 5.5V maximum operating voltage ( $V_{SYS}$ ) with an absolute maximum input voltage of 6.0V. An overvoltage-lockout monitor increases the robustness of the device by inhibiting operation when the supply voltage is greater than  $V_{SYSOVLO}$ . See Figure 4 and Table 2 for additional information regarding the OVLO comparator:

• When the device is in the STANDBY state, the OVLO comparator is disabled.

# 3-Output SIMO Buck-Boost Regulator with Power Sequencer and $3\mu A I_Q$

#### nEN Enable Input

nEN is an active-low internally debounced digital input that typically comes from the system's on-key. The debounce time is programmable with DBEN\_nEN. The primary purpose of this input is to generate a wake-up signal for the PMIC that turns on the SIMO. Maskable rising/falling interrupts are available for nEN (nEN\_R and nEN\_F) for alternate functionality.

The nEN input can be configured to work either with a momentary push-button (nEN\_MODE = 0) or a persistent slideswitch (nEN\_MODE = 1). See Figure 2 for more information. In both push-button mode and slide-switch mode, the on/ off controller looks for a falling edge on the nEN input to initiate a power-up sequence.

#### **nEN Manual Reset**

nEN works as a manual reset input when the on/off controller is in the on via on/off controller state. The manual reset function is useful for forcing a power-down in case the communication with the processor fails. When nEN is configured for a push-button mode and the input is asserted (nEN = low) for an extended period ( $t_{MRST}$ ), the on/off controller initiates a power-down sequence and goes to standby mode. When nEN is configured for a slide-switch mode and the input is deasserted (nEN = high) for an extended period ( $t_{MRST}$ ), the on/off controller initiates a power-down sequence and goes to standby mode. When nEN is configured for a slide-switch mode and the input is deasserted (nEN = high) for an extended period ( $t_{MRST}$ ), the on/off controller initiates a power-down sequence and goes to standby mode.

A dedicated internal oscillator is used to create the 30ms ( $t_{DBNC_nEN}$ ) and 8s/16s ( $t_{MRST}$ ) timers for nEN. Whenever the device is actively counting either of these times, the supply current increases by the oscillator's supply current (65µA when the battery voltage is at 3.7V). As soon as the event driving the timer goes away or is fulfilled, the oscillator automatically turns off and its supply current goes away.

#### nEN Dual-Functionality: Push-Button vs. Slide-Switch

The nEN digital input can be configured to work with a push-button switch or a slide-switch. <u>Figure 2</u> shows nEN's dual functionality for power-on sequencing and manual reset. The default configuration of the device is push-button mode  $(nEN\_MODE = 0)$  and no additional programming is necessary. Applications that use a slide-switch on-key configuration must set nEN\\_MODE = 1 within t<sub>MRST</sub>.



Figure 2. nEN Usage Timing Diagram

## 3-Output SIMO Buck-Boost Regulator with Power Sequencer and 3µA IQ

#### **nEN Debounce**

nEN is debounced on both rising and falling edges to reject undesired transitions. The input must be at a stable logic level for the entire debounce period for the output to change its logic state. Figure 3 shows an example timing diagram for the nEN debounce.



Figure 3. Debounced Inputs Timing Diagram

#### Interrupts (nIRQ)

nIRQ is an active-low, open-drain output that is typically routed to the host processor's interrupt input to signal an important change in the device's status. Refer to the *Programmer's Guide* for a comprehensive list of all interrupt bits and status registers.

A pullup resistor to a voltage less than or equal to V<sub>SYS</sub> is required for this node. nIRQ is the logical *NOR* of all unmasked interrupt bits in the register map.

All interrupts are masked by default. Masked interrupt bits do not cause the nIRQ pin to change. Unmask the interrupt bits to allow nIRQ to assert.

#### Reset Output (nRST)

nRST is an open-drain, active-low output that is typically used to hold the processor in a reset state when the device is powered down. During a power-up sequence, the nRST deasserts after the last regulator in the power-up chain is enabled ( $t_{RSTODD}$ ). During a power-down sequence, the nRST output asserts before any regulator is powered down ( $t_{RSTOAD}$ ). See Figure 5 for nRST timing.

A pullup resistor to a voltage less than or equal to  $V_{SYS}$  is required for this node.

#### Power Hold Input (PWR\_HLD)

PWR\_HLD is an active-high digital input. PWR\_HLD has a 100 $\mu$ s glitch filter (t<sub>PWR\_HLD\_GF</sub>). As shown in <u>Figure 1</u>, the output of this glitch filter is PWR\_HLD2 that drives the top-level digital control. <u>Figure 4</u> and its associated transition <u>Table 2</u> shows how PWR\_HLD is processed by the top-level digital control.

## 3-Output SIMO Buck-Boost Regulator with Power Sequencer and $3\mu A I_Q$

- After the power-up sequence, the system processor must assert PWR\_HLD within the PWR\_HLD wait time (t<sub>PWR\_HLD\_WAIT</sub>) to hold the power supply in the on-state. If the PWR\_HLD input is not asserted within the t<sub>PWR\_HLD\_WAIT</sub> period, a power-down sequence is initiated.
- While in the on-state, the system processor must assert PWR\_HLD as long as power is required. If the system
  processor wants to turn off, it can either pull PWR\_HLD low or it can write the SFT\_RST bits to execute the software
  cold reset (SFT\_CRST) or software off (SFT\_OFF) functions to execute the power-down sequence.
- If the power hold function is not used, connect PWR\_HLD to SYS and use the SFT\_RST bits to power the device down.

#### **On/Off Controller**

The on/off controller monitors multiple power-up (wakeup) and power-down (shutdown) conditions to enable or disable the SIMO channels.

The basic function of the on/off controller is to control the power sequencer. See <u>Figure 4</u> and <u>Table 2</u>. A typical use case is described as follows:

- 1. Start in the no-power state.
- 2. Apply a battery to the system and transition through path 1 and 2 to the standby state.
- 3. Press the system's on-key (nEN = low) and transition through path 3A and 4 to the "PWR\_HLD?" state.
- 4. The processor boots up and drives PWR HLD high, which drives the transition through path 4C to the on state.
- 5. The device performs its desired functions in the on through on/off controller state. when it is ready to turn off, the processor drives PWR\_HLD low that drives the transition through path 5B and 8 to the standby state.

The SIMO can be enabled through the I<sup>2</sup>C interface for systems that do not require a hardware (on-key) input. Connect nEN to SYS and follow this procedure:

- 1. Start in the no-power state.
- 2. Apply a battery to the system and transition through path 1 and 2 to the standby state.
- 3. Go to the on via software state by writing SBIA\_EN = 1 through  $I^2C$ .
- 4. In the on via software state, the host controller can now enable/disable SIMO outputs through I<sup>2</sup>C writes.
- 5. To return to standby state (shutdown), first disable all SIMO outputs then write SBIA\_EN = 0.

# 3-Output SIMO Buck-Boost Regulator with Power Sequencer and 3 $\mu$ A I $_Q$



Figure 4. Top-Level On/Off Controller

# 3-Output SIMO Buck-Boost Regulator with Power Sequencer and 3 $\mu A~I_Q$

## Table 2. On/Off Controller Transitions

| TRANSITION/<br>STATE        | CONDITION  |  |  |  |  |
|-----------------------------|--|--|--|--|--|
| 0                           | System voltage is below the POR threshold (V <sub>SYS</sub> < V <sub>POR</sub> ).  |  |  |  |  |
| 1                           | System voltage is above the POR threshold ( $V_{SYS} > V_{POR}$ ).   |  |  |  |  |
| 2                           | nternal signals and on-chip memory stabilize and the device is released from reset.  |  |  |  |  |
| STANDBY                     | The device is waiting for a wake-up signal or an I <sup>2</sup> C command to enable the main bias circuits.<br>* This is the lowest current state of the device (I <sub>Q</sub> = 0.3µA typ).<br>* Main bias circuits are off, POR comparator is on.<br>* I <sup>2</sup> C is on when V <sub>IO</sub> is valid.<br>* Peripheral functions do not operate in this state because the main bias circuits are off. To utilize a function,<br>enter the on through software or on through on/off controller states. |  |  |  |  |
| 2A                          | Main bias circuits enabled through I <sup>2</sup> C (SBIA_EN = 1).   |  |  |  |  |
| 2B                          | Main bias circuits disabled through I <sup>2</sup> C (SBIA_EN = 0).  |  |  |  |  |
| ON VIA<br>SOFTWARE          | The main bias circuits are enabled through software and all peripheral functions can be manually enabled or disabled through I <sup>2</sup> C.   |  |  |  |  |
| 3                           | A wake-up signal has been received.<br>* A debounced on-key (nEN) falling edge has been detected (DBNEN = 1) or<br>* Internal wake-up flag has been set due to SFT_RST = 0b01 (WKUP = 1)   |  |  |  |  |
| 2 4                         |  |  |  |  |  |
| 3A<br>4                     | Main bias circuits are OK (BOK = 1)  |  |  |  |  |
|                             | Power-up sequence complete.  |  |  |  |  |
| 4A<br>4B                    | PWR_HLD wait time has expired and PWR_HLD2 is low (t > t <sub>PWR_HLD_WAIT</sub> && PWR_HLD2 = 0).         PWR_HLD wait time has not expired and PWR_HLD2 is low (t < t <sub>PWR_HLD_WAIT</sub> && PWR_HLD2 = 0).  |  |  |  |  |
| 4B<br>4C                    | PWR_HLD wait time has not expired and PWR_HLD2 is low (t < $t_{PWR_HLD_WAIT} a < PWR_HLD2 = 0$ ).<br>PWR_HLD2 = 1  |  |  |  |  |
| ON VIA ON/OFF<br>CONTROLLER | On state.<br>* All flexible power sequencers (FPS) are on.<br>* The main bias circuits are enabled.<br>* I <sub>Q</sub> = 3μA (typ) with all regulators enabled (no load) and the main bias circuits in low-power mode.  |  |  |  |  |
| 5A                          | PWR_HLD2 = 1   |  |  |  |  |
| 5B                          | $PWR\_HLD2 = 0 \text{ OR}$ System overtemperature lockout ( $T_J > T_{OTLO}$ ) or         Software cold reset (SFT_RST[1:0] = 0b01) or         Software power off (SFT_RST[1:0] = 0b10) or         Manual reset occurred. See the <u>nEN Manual Reset</u> section for more information.  |  |  |  |  |
|                             | System overtemperature lockout (T <sub>J</sub> >T <sub>OTLO</sub> ) or   |  |  |  |  |
| 6                           | System undervoltage lockout (V <sub>SYS</sub> < V <sub>SYSUVLO</sub> + V <sub>SYSUVLO_HYS</sub> ) or<br>System overvoltage lockout (V <sub>SYS</sub> > V <sub>SYSOVLO</sub> )  |  |  |  |  |
| 7                           | System undervoltage lockout (V <sub>SYS</sub> < V <sub>SYSUVLO</sub> ) or<br>System overvoltage lockout (V <sub>SYS</sub> > V <sub>SYSOVLO</sub> )<br>Note: The overvoltage-lockout transition does not apply to the ON VIA SOFTWARE state.  |  |  |  |  |
| 8                           | Finished with the power-down sequence.   |  |  |  |  |
| 9                           | Finished with immediate shutdown.  |  |  |  |  |
| 10                          | System overtemperature lockout ( $T_J > T_{OTLO}$ ).   |  |  |  |  |
| 10                          | Done disabling main bias.  |  |  |  |  |
| ••                          |  |  |  |  |  |

## 3-Output SIMO Buck-Boost Regulator with Power Sequencer and 3µA I<sub>Q</sub>

### Table 2. On/Off Controller Transitions (continued)

12

Done enabling main bias.



Figure 5. Power-Up/Down Sequence

## 3-Output SIMO Buck-Boost Regulator with Power Sequencer and $3\mu A I_Q$

#### Flexible Power Sequencer (FPS)

The FPS allows SIMO channels to power up under hardware or software control. Additionally, each channel can power up independently or together with adjustable power-up and power-down delays (sequencing). Figure 6 shows four resources powering up under FPS control.

The FPS consists of 1 master sequencing timer and 3 slave resources (SBB0, SBB1, SBB2). When the FPS is enabled, a master timer generates four sequencing events for device power-up and power-down.



Figure 6. Flexible Power Sequencer Timing Diagram

# 3-Output SIMO Buck-Boost Regulator with Power Sequencer and $3\mu A I_Q$



Figure 7. Startup Timing Diagram Due to nEN

#### **Thermal Alarms and Protection**

The devices have thermal alarms to monitor if the junction temperature rises above 80°C ( $T_{JAL1}$ ) and 100°C ( $T_{JAL2}$ ). Over-temperature lockout (OTLO) is entered if the junction temperature exceeds  $T_{OTLO}$  (approximately 165°C typ). OTLO causes transition 10 in Figure 4 which causes the SIMO to immediately shutdown from the on via on/off controller state. Resources do not enable until the temperature falls below  $T_{OTLO}$  by approximately 15°C.

The TJAL1\_S and TJAL2\_S status bits continuously indicate the junction temperature alarm status. Maskable interrupts are available to signal a change in either of these bits. Refer to the *Programmer's Guide* for details.

#### **Register Map**

The register map and register reset conditions are detailed in the Programmer's Guide.

## 3-Output SIMO Buck-Boost Regulator with Power Sequencer and $3\mu A I_Q$

#### **Detailed Description—SIMO Buck-Boost**

The devices have a micropower single-inductor, multiple-output (SIMO) buck-boost DC-to-DC converter designed for applications that emphasize low supply current and small solution size (Figure 8). A single inductor is used to regulate three separate outputs, saving board space while delivering better total system efficiency than equivalent power solutions using one buck and linear regulators.

The SIMO configuration utilizes the entire battery voltage range due to its ability to create output voltages that are above, below, or equal to the input voltage. Peak inductor current for each output is programmable to optimize the balance between efficiency, output ripple, EMI, PCB design, and load capability.



Figure 8. SIMO Detailed Block Diagram

#### **SIMO Features and Benefits**

- 3 Output Channels
- Ideal for Low-Power Designs
  - Delivers > 300mA at 1.8V from a 3.7V Input
  - ±3% Accurate Output Voltage
- Small Solution Size

## 3-Output SIMO Buck-Boost Regulator with Power Sequencer and 3µA I<sub>Q</sub>

- Multiple Outputs from a Single 1.5µH Inductor
- Small 10µF (0402) Output Capacitors
- Flexible and Easy to Use
  - Single Mode of Operation
  - · Glitchless Transitions Between Buck, Buck-Boost, and Boost Scenarios
  - Programmable Peak Inductor Current
  - Programmable On-Chip Active Discharge
- Long Battery Life
  - High-Efficiency, > 87% at 3.3V Output
  - Better Total System Efficiency than Buck + LDOs
  - Low Quiescent Current, 1µA per Output
  - Low Input Operating Voltage, 2.7V (min)

#### **SIMO Control Scheme**

The SIMO buck-boost is designed to service multiple outputs simultaneously. A proprietary controller ensures that all outputs get serviced in a timely manner, even while multiple outputs are contending for the energy stored in the inductor. When no regulator needs service, the state machine rests in a low-power rest state.

See Figure 8. When the controller determines that a regulator requires service, it charges the inductor (M1 + M4) until the peak current limit is reached  $(I_{LIM} = I_{P\_SBB})$ . The inductor energy then discharges  $(M2 + M3_x)$  into the output until the current reaches zero  $(I_{ZX})$ . In the event that multiple output channels need servicing at the same time, the controller ensures that no output utilizes all of the switching cycles. Instead, cycles interleave between all the outputs that are demanding service, while outputs that do not need service are skipped.

#### SIMO Soft-Start

The soft-start feature of the SIMO limits inrush current during startup. The soft-start feature is achieved by limiting the slew rate of the output voltage during start up to  $dV/dt_{SS}$  (5mV/µs typ).

More output capacitance results in higher input current surges during start up. The following set of equations and example describes the input current surge phenomenon during start up.

The current into the output capacitor ( $I_{CSBB}$ ) during soft-start is:

$$I_{\text{CSBB}} = C_{\text{SBB}} \frac{\text{dV}}{\text{dt}_{\text{SS}}} \left( \text{Equation 1} \right)$$

where:

- C<sub>SBB</sub> is the capacitance on the output of the regulator
- dV/dt<sub>SS</sub> is the voltage change rate of the output

The input current (I<sub>IN</sub>) during soft-start is:

$$I_{\rm IN} = \frac{\left(I_{\rm CSBB} + I_{\rm LOAD}\right) \frac{V_{\rm SBBx}}{V_{\rm IN}}}{\xi} \left( \text{Equation } 2 \right)$$

where:

- I<sub>CSBB</sub> is from the calculation above
- I<sub>LOAD</sub> is current consumed from the external load
- V<sub>SBBx</sub> is the output voltage
- V<sub>IN</sub> is the input voltage
- ξ is the efficiency of the regulator

## 3-Output SIMO Buck-Boost Regulator with Power Sequencer and $3\mu A I_{O}$

For example, given the following conditions, the peak input current (I<sub>IN</sub>) during soft-start is approximately 71mA: Given:

- V<sub>IN</sub> is 3.5V
- V<sub>SBB2</sub> is 3.3V
- C<sub>SBB2</sub> = 10µF
- dV/dt<sub>SS</sub> = 5mV/µs
- R<sub>LOAD2</sub> = 330Ω (I<sub>LOAD2</sub> = 3.3V/330Ω = 10mA)
- ξ is 80%

Calculation:

- I<sub>CSBB</sub> = 10µF x 5mV/µs (from Equation 1)
- I<sub>CSBB</sub> = 50mA •
- $I_{\rm IN} = \frac{(50\text{mA} + 10\text{mA})\frac{3.3V}{3.5V}}{0.85}$  (from Equation1)
- I<sub>IN</sub> = 71mA

#### SIMO Output Voltage Configuration

Each SIMO buck-boost channel has a dedicated register to program its target output voltage (TV\_SBBx) and its peak current limit (IP SBBx). Additional controls are available for enabling/disabling the active-discharge resistors (ADE SBBx), as well as enabling/disabling the SIMO buck-boost channels (EN SBBx). For a full description of bits, registers, default values, and reset conditions, refer to the Programmer's Guide.

#### SIMO Active Discharge Resistance

Each SIMO buck-boost channel has an active-discharge resistor (RAD SBBx) that is automatically enabled/disabled based on a ADE SBBx and the status of the SIMO regulator. The active discharge feature may be enabled (ADE SBBx = 1) or disabled (ADE SBBx = 0) independently for each SIMO channel. Enabling the active discharge feature helps ensure a complete and timely power down of all system peripherals. If the active-discharge resistor is enabled by default, then the active-discharge resistor is on whenever  $V_{SYS}$  is below  $V_{SYSUVI O}$  and above  $V_{POB}$ .

These resistors discharge the output when ADE SBBx = 1, and their respective SIMO channel is off. Note if the regulator is forced on through EN SBBx = 0b110 or 0b111, then the resistors do not discharge the output even if the regulator is disabled by the main-bias.

Note that when V<sub>SYS</sub> is less than 1.0V, the NMOS transistors that control the active-discharge resistors lose their gate drive and become open.

When the active-discharge resistor is engaged, limit its power dissipation to an average of 10mW. For example, consider the case where the active discharge resistance is discharging the output capacitor each time the regulator turns off; the 10mW limit allows discharge of  $80\mu$ F of capacitance charged to 5V every 100ms (P =  $1/2xCxV^2/t = 1/2x80\mu$ Fx5V<sup>2</sup>/ 100ms = 10mW).

#### SIMO Efficiency

Efficiency varies with inductor selection, peak inductor current, drive strength, and the ratio of input to output voltage ratio. The efficiency performance of each channel is identical (i.e., SBB0 is not more efficient than SBB1 under the same conditions). See the <u>Typical Operating Characteristics</u> section for a full suite of efficiency curves.

#### SIMO Applications Information

#### SIMO Available Output Current

The available output current on a given SIMO channel is a function of the input voltage, output voltage, the peak current limit setting, and the output current of the other SIMO channels. Maxim offers a calculator that outlines the available capacity for specific conditions. Table 3 is an extraction from the calculator.

## 3-Output SIMO Buck-Boost Regulator with Power Sequencer and 3µA I<sub>Q</sub>

| PARAMETERS        | EXAMPLE 1    | EXAMPLE 2      | EXAMPLE 3     |
|-------------------|--------------|----------------|---------------|
| V.IN.MIN          | 2.7V         | 3.2V           | 3.4V          |
| R.L.DCR           | 0.1Ω         | 0.1Ω           | 0.12Ω         |
| SBB1              | 1V at 100mA  | 1.2V at 50mA   | 1.2V at 20mA  |
| SBB0              | 1.2V at 75mA | 2.05V at 100mA | 2.05V at 80mA |
| SBB2              | 1.8V at 50mA | 3.3V at 30mA   | 3.3V at 10mA  |
| I.PEAK.0          | 1A           | 0.866A         | 0.5A          |
| I.PEAK.1          | 1A           | 0.707A         | 0.5A          |
| I.PEAK.2          | 1A           | 1A             | 0.5A          |
| Utilized Capacity | 73%          | 79%            | 73%           |

## Table 3. SIMO Available Output Current for Common Applications

 $(R.C.IN = R.C.OUT = 5m\Omega, L = 1.5\mu H)$ 

#### Inductor Selection

Choose an inductance from  $1.0\mu$ H to  $2.2\mu$ H ( $1.5\mu$ H inductors is recommended for most designs). Larger inductances transfer more energy to the output for each cycle and typically result in larger output voltage ripple and better efficiency. See the <u>Output Capacitor Selection</u> section for more information on how to size the output capacitor in order to control ripple.

Choose the inductor saturation current to be greater than or equal to the maximum peak current limit setting that is used for all of the SIMO buck-boost channels ( $I_{P\_SBB}$ ). For example, if SBB0 is set for 0.5A, SBB1 is set for 0.866A, and SBB2 is set for 1.0A, then choose the saturation current to be greater than or equal to 1.0A.

Choose the RMS current rating of the inductor (typically the current at which the temperature rises appreciably) based on the expected load currents for the system.

Carefully consider the DC-resistance (DCR), AC-resistance (ACR) and physical size of the inductor. Smaller size inductors tend to have higher DCR and ACR which reduces SIMO efficiency. Inductors with low ACR in the 1MHz to 2MHz range are recommended for best efficiency.

See <u>Table 4</u> for examples of inductors that work well with this device. This table was created in 2016. Inductor technology advances rapidly. Always consider the most current inductor technology for new designs to achieve the best possible performance.

# 3-Output SIMO Buck-Boost Regulator with Power Sequencer and $3\mu A I_Q$

| MANUFACTURER | PART              | L (µH) | ISAT (A) | IRMS (A) | DCR (Ω) | X (mm) | Y (mm) | Z (mm) |
|--------------|-------------------|--------|----------|----------|---------|--------|--------|--------|
| Samsung      | CIGT201610EH2R2MN | 2.2    | 2.9      | 2.7      | 0.073   | 2.0    | 1.6    | 1.0    |
| Murata       | DFE201610E-2R2M   | 2.2    | 2.6      | 1.9      | 0.117   | 2.0    | 1.6    | 1.0    |
| Murata       | DFE201610E-1R5M   | 1.5    | 2.4      | 3.2      | 0.076   | 2.0    | 1.6    | 1.0    |
| Murata       | DFE201210S-2R2M   | 2.2    | 2.3      | 1.80     | 0.127   | 2.0    | 1.2    | 1.0    |
| Murata       | DFE201210S-1R5M   | 1.5    | 2.2      | 2.6      | 0.086   | 2.0    | 1.2    | 1.0    |
| Samsung      | CIGT201208EH2R2MN | 2.2    | 2.0      | 1.8      | 0.095   | 2.0    | 1.25   | 0.8    |
| Murata       | DFE201208S-1R5M   | 1.5    | 2.4      | 2.0      | 0.110   | 2.0    | 1.2    | 0.8    |
| Murata       | DFE201208S-2R2M   | 2.2    | 2.0      | 1.6      | 0.170   | 2.0    | 1.2    | 0.8    |

#### **Table 4. Example Inductors**

#### **Input Capacitor Selection**

Bypass IN\_SBB to GND with a minimum 10µF ceramic capacitor ( $C_{IN}$ \_SBB). Larger values of  $C_{IN}$ \_SBB improve the decoupling for the SIMO regulator.  $C_{IN}$ \_SBB reduces the current peaks drawn from the battery and reduces switching noise in the system. The ESR/ESL of the input capacitor should be very low (i.e.,  $\leq 5m\Omega$  and  $\leq 500pH$ ) for frequencies up to 2MHz. Ceramic capacitors with X5R or X7R dielectric are highly recommended due to their small size, low ESR, and small temperature coefficients. A 6.3V capacitor voltage rating is recommended for the input voltage range of up to 5.5V.

#### **Boost Capacitor Selection**

Choose the boost capacitance ( $C_{BST}$ ) to be 3.3nF. Smaller values of  $C_{BST}$  (<1nF) result in insufficient gate drive for M3. Larger values of  $C_{BST}$  (>10nF) degrade startup performance. Ceramic capacitors with 0201 or 0402 case size are recommended.

#### **Output Capacitor Selection**

Choose each output bypass capacitor ( $C_{SBBx}$ ) based on the desired output voltage ripple (typically 10µF). Larger values of  $C_{SBBx}$  improve output voltage ripple but increase input surge current during soft-start and output voltage change. The output voltage ripple is a function of the inductor, output voltage, and peak current limit setting. Maxim offers a *calculator* to aid output capacitance selection. Do not exceed the maximum output capacitance as calculated by the SIMO calculator.

The impedance of the output capacitor (ESR, ESL) should be very low (i.e.,  $\leq 5m\Omega$  and  $\leq 500$ pH) for frequencies up to 2MHz. Ceramic capacitors with X5R or X7R dielectric are highly recommended due to their small size, low ESR, and small temperature coefficients. Generally, small case size capacitors derate heavily compared to larger case sizes (0603 case size performs better than 0402). Consider the effective capacitance value carefully by consulting the manufacturer's data sheet.

#### SIMO Switching Frequency

The SIMO buck-boost regulator utilizes a pulse frequency modulation (PFM) control scheme. The switching frequency for each output is a function of the input voltage, output voltage, load current, and inductance. For example, switching frequency increases when load is increased and decreases when inductor value is increased. Maxim offers a <u>SIMO</u> <u>Calculator</u> to help calculate the switching frequency. See <u>Figure 9</u> for examples of trends based on these parameters.

## 3-Output SIMO Buck-Boost Regulator with Power Sequencer and 3µA IQ



Figure 9. SIMO Switching Frequency Measurements

#### **Unused SIMO Outputs**

Do not leave unused outputs unconnected. If an output is unconnected and enabled, inductor current discharges into that unconnected pin (~50nF parasitic capacitance only), and the output voltage soars above the absolute maximum rating, potentially causing damage to the device. If the unused output is always disabled (EN SBBx = 0x4 or 0x5), connect that output to ground. If an unused output can be enabled at any point during operation (such as startup or accidental software access), then implement one of the following:

- 1. Bypass the unused output with a 1µF ceramic capacitor to ground.
- 2. Connect the unused output to the power input (IN SBB). This connection is beneficial because it does not require an external component for the unused output. The power input and its capacitance receives the energy packets when the regulator is enabled and VIN SBB is below the target output voltage of the unused output. Circulating the energy back to the power input ensures that the unused output voltage does not fly high.
  - Note that some OTP options of the device have the active-discharge resistors enabled by default (ADE SBBx) such that connecting an unused output SBBx to IN\_SBB creates a 1400 (RAD SBBx) to ground until software can be ran to disable the active-discharge resistor. Connecting an unused SBBx to IN SBB is not recommended if the regulator's active-discharge resistor is enabled by default.
- 3. Connect the unused output to another power output that is above the target voltage of the unused output. In the same way as the option listed above, this connection is beneficial because it does not require an external

## 3-Output SIMO Buck-Boost Regulator with Power Sequencer and $3\mu A I_Q$

component for the unused output. Unlike the option above, this connection is preferred in cases where the unused output voltage bias level is always above the unused output voltage target because no energy packages are provided to the unused output.

• Note that some OTP options of the device have the active-discharge resistors enabled by default (ADE\_SBBx). If the other power output used to bias the unused output is normally off, then the activedischarge resistor of the unused output does not create a continuous current draw. **Once the system is** enabled, it should turn off the unused output's active-discharge resistor (ADE\_SBBx = 0).

#### **PCB Layout**

Use the MAX77680/MAX77681 evaluation kit (<u>MAX77680EVKIT#</u>) as a PCB layout reference. Good printed circuit board (PCB) layout is necessary to achieve optimal performance. The evaluation kit (EV kit) provides an example layout that optimizes its performance. PCB layouts must:

- 1. Minimize parasitic inductance in the SIMO input capacitor loop which is from the IN\_SBB pin to the capacitor's positive terminal and from the PGND pin to the capacitor's negative terminal.
- 2. Minimize the parasitic inductance in the SIMO output capacitor loop which is from SBBx to the capacitor's positive terminal and from the PGND pin to the capacitor's negative terminal.
- Use wide traces for the inductor connections in order to minimize the resistance. Do not make the traces too large. Trace width that doesn't directly lower impedance of the LX connection only increases the fringe capacitance of the LX connection to adjacent nodes and therefore increases noise coupling.

Figure 10 shows an example PCB top-metal layout.



Figure 10. PCB Top-Metal and Component Layout Example

#### Detailed Description—I<sup>2</sup>C Serial Interface

The MAX77680/MAX77681 feature a revision 3.0 I<sup>2</sup>C-compatible, 2-wire serial interface consisting of a bidirectional serial data line (SDA) and a serial clock line (SCL). The MAX77680/MAX77681 are slave-only devices which rely on an external bus master to generate SCL. SCL clock rates from 0Hz to 3.4MHz are supported. I<sup>2</sup>C is an open-drain bus and therefore SDA and SCL require pullups.

The MAX77680/MAX77681 I<sup>2</sup>C communication controller implements 7-bit slave addressing. An I<sup>2</sup>C bus master initiates

## 3-Output SIMO Buck-Boost Regulator with Power Sequencer and 3µA I<sub>Q</sub>

communication with the slave by issuing a START condition followed by the slave address. The slave address is factory programmable for one of two options (Table 5). All other slave addresses not listed in Table 5 are not acknowledged.

The devices use 8-bit registers with 8-bit register addressing. They support standard communication protocols: (1) writing to a single register (2) writing to multiple sequential registers with an automatically incrementing data pointer (3) reading from a single register (4) reading from multiple sequential registers with an automatically incrementing data pointer. For additional information on the I<sup>2</sup>C protocols, refer to the <u>MAX77680/MAX77681 I<sup>2</sup>C-Compatible Serial</u> <u>Interface Implementation Guide</u> and/or the I<sup>2</sup>C specification that is freely available on the internet.

#### Table 5. I<sup>2</sup>C Slave Address Options

| ADDRESS                     | 7-BIT SLAVE ADDRESS | 8-BIT WRITE ADDRESS | 8-BIT READ ADDRESS |
|-----------------------------|---------------------|---------------------|--------------------|
| Main Address<br>(ADDR = 1)* | 0x48, 0b 100 1000   | 0x90, 0b 1001 0000  | 0x91, 0b 1001 0001 |
| Main Address<br>(ADDR = 0)* | 0x40, 0b 100 0000   | 0x80, 0b 1000 0000  | 0x81, 0b 1000 0001 |
| Test Mode**                 | 0x49, 0b 100 1001   | 0x92, 0b 1001 0010  | 0x93, 0b 1001 0011 |

\*Perform all reads and writes on the main address. ADDR is a factory one-time programmable (OTP) option, allowing for address changes in the event of a bus conflict. <u>Contact Maxim</u> for more information.

\*\*When test mode is unlocked, the additional address is acknowledged. Test mode details are confidential. If possible, leave the test mode address unallocated to allow for the rare event that debugging needs to be performed in cooperation with Maxim.

## **Typical Application Circuits**

#### SIMO Regulator using Hardware On-Key Enable



# 3-Output SIMO Buck-Boost Regulator with Power Sequencer and $3\mu A I_Q$

## **Typical Application Circuits (continued)**

#### SIMO Regulator using Software Enable Control



### **Ordering Information**

| PART           | TEMP RANGE     | PIN-<br>PACKAGE | OPTIONS  |
|----------------|----------------|-----------------|--|
| MAX77680EWV+*  | -40°C to +85°C | 30 WLP          | SBB0/SBB1/SBB2 upper values 2.375V/1.5875V/3.95V, samples with various OTP options               |
| MAX77680AEWV+T | -40°C to +85°C | 30 WLP          | SBB0/SBB1/SBB2 upper values 2.375V/1.5875V/3.95V, production device, DIDM = 0b00, CID = 0b0000** |
| MAX77681EWV+*  | -40°C to +85°C | 30 WLP          | SBB0/SBB1/SBB2 upper values 2.375V/5.25V/5.25V, samples with various OTP options                 |
| MAX77681AEWV+T | -40°C to +85°C | 30 WLP          | SBB0/SBB1/SBB2 upper values 2.375V/5.25V/5.25V, production device, DIDM = 0b01, CID = 0b0000**   |

+Denotes a lead(Pb)-free/RoHS-compliant package.

T = Tape and reel.

\*Custom samples only. Not for production or stock. Contact factory for more information.

\*\*See the Programmer's Guide document for the options associated with a specified DIDM and CID.

# 3-Output SIMO Buck-Boost Regulator with Power Sequencer and 3 $\mu A~I_Q$

### **Revision History**

| REVISION | REVISION | DESCRIPTION     | PAGES   |
|----------|----------|-----------------|---------|
| NUMBER   | DATE     |                 | CHANGED |
| 0        | 7/18     | Initial release | —       |

For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim Integrated's website at www.maximintegrated.com.

Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.

Maxim Integrated and the Maxim Integrated logo are trademarks of Maxim Integrated Products, Inc.