

**MICROCHIP****HV2803/HV2903/HV2904**

No High-Voltage Bias, Low Harmonic Distortion, 32-Channel, High-Voltage Analog Switch

Features

- 32-Channel, High-Voltage Analog Switch
- No High-Voltage Supplies Required
- 32-Channel, Single-Pole, Single-Throw (SPST) Individual Switching or Bank Switching
- 3.3V CMOS Input Logic Level
- 66 MHz Data Shift Clock Frequency
- Silicon-on-Insulator (SOI) High-Voltage Technology for High Performance
- Standby mode for Low-Power Dissipation
- Low-Parasitic Capacitance
- DC to 50 MHz Analog Small-Signal Frequency
- 200 kHz to 50 MHz Large-Signal Frequency
- -70 dB Typical Off Isolation at 5.0 MHz
- Excellent Noise Immunity
- Cascadable Serial Data Register with Latches
- Integrated Bleed Resistors on the Outputs (both sides for HV2903, one side for HV2904)

Applications

- Medical Ultrasound Imaging
- Nondestructive Testing (NDT) Metal Flaw Detection
- Piezoelectric Transducer Drivers
- Inkjet Printer Heads
- Optical MEMS Modules

General Description

The HV2803/HV2903/HV2904 devices are low harmonic distortion, low charge injection, 32-channel, high-voltage analog switches without high-voltage supplies. They are intended for use in applications requiring high-voltage switching controlled by low-voltage control signals, such as medical ultrasound imaging, driving piezoelectric transducers and printers.

The HV2903 device has integrated bleed resistors at both sides of the switches; the HV2904 device has bleed resistors at one side only, while the HV2803 device has no bleed resistors. The bleed resistor eliminates voltage build-up on capacitive loads, such as piezoelectric transducers.

The HV2803/HV2903/HV2904 devices have two modes of operation determined by the MODE pin input. MODE input high enables an individual Switching mode of 32-channel SPST switches and MODE input low enables a Bank Switching mode of 16-Pole Double-Throw (16PDT) switches to support bank switching for probe selection.

The devices require only $\pm 6V$ or $\pm 5V$ low-voltage supplies and no high-voltage supplies. However, all the analog switches can transmit $\pm 100V$ high-voltage pulses.


Package Type

HV2803/HV2903/HV2904 12 x 12 x 1.20 mm TFBGA (Top View*)														
	1	2	3	4	5	6	7	8	9	10	11	12	13	14
A	○	○	○	○	○	○	○	○	○	○	○	○	○	○
B	○	○	○	○	○	○	○	○	○	○	○	○	○	○
C	○	○									○	○		
D	○	○									○	○		
E	○	○			○	○	○	○	○		○	○		
F	○	○			○	○	○	○	○		○	○		
G	○	○			○	○	○	○	○		○	○		
H	○	○			○	○	○	○	○		○	○		
J	○	○			○	○	○	○	○		○	○		
K	○	○			○	○	○	○	○		○	○		
L	○	○									○	○		
M	○	○									○	○		
N	○	○	○	○	○	○	○	○	○	○	○	○	○	○
P	○	○	○	○	○	○	○	○	○	○	○	○	○	○

* See [Section 2.0 “Package Pin Configuration and Function Description”](#).

HV2803/HV2903/HV2904

Block Diagram



1.0 ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings†

Logic Supply Voltage (V_{LL}).....	-0.5V to +6.6V
Positive Supply Voltage (V_{DD}).....	-0.5V to +6.6V
Negative Supply Voltage (V_{SS}).....	+0.5V to -6.6V
Logic Input Voltage (V_{IN}).....	-0.5V to V_{LL} + 0.3V
DGND to GND	-0.3V to +0.3V
Analog Signal Range (V_{SIG}).....	-110V to +110V
Peak Analog Signal Current/Channel (I_{PK}).....	3A

† **Notice:** Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational sections of this specification is not intended. Exposure to maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS^(1,2,3)

Parameters	Sym.	Min.	Typ.	Max.	Units	Conditions
Logic Supply Voltage	V_{LL}	3	—	3.6	V	
Positive Supply Voltage	V_{DD}	4.5	—	6.3	V	
Negative Supply Voltage	V_{SS}	-6.3	—	-4.5	V	
High-Level Input Voltage	V_{IH}	$0.9 V_{LL}$	—	V_{LL}	V	
Low-Level Input Voltage	V_{IL}	0	—	$0.1 V_{LL}$	V	
Analog Signal Voltage Peak-to-Peak	V_{SIG}	-100	—	100	V	

Note 1: Power-up sequence is V_{SS} , V_{DD} and then V_{LL} . Power-down sequence is the reverse of power-up.

2: V_{SIG} must be $V_{SS} \leq V_{SIG} \leq V_{DD}$ or floating during power-up/down transition.

3: Rise and fall times of power supplies, V_{LL} , V_{DD} and V_{SS} , should be greater than 1.0 ms.

DC ELECTRICAL CHARACTERISTICS

Unless otherwise specified, $V_{DD} = 6.0V$, $V_{SS} = -6.0V$, $V_{LL} = 3.3V$, $T_{AMB} = +25^{\circ}\text{C}$. **Boldface** specifications apply over the full operating temperature range.

Parameters	Sym.	Min.	Typ.	Max.	Units	Conditions
Small-Signal Switch On-Resistance	R_{ONS}	—	10	15	Ω	$I_{SIG} = 5 \text{ mA}$
		—	10.4	—	Ω	$V_{DD} = +5\text{V}$, $V_{SS} = -5\text{V}$, $I_{SIG} = 5 \text{ mA}$ (Note 1)
		—	10	15	Ω	$I_{SIG} = 200 \text{ mA}$
Small-Signal Switch On-Resistance Matching	ΔR_{ONS}	—	5	20	%	$I_{SIG} = 5 \text{ mA}$
Large-Signal Switch On-Resistance	R_{ONL}	—	9	—	Ω	$V_{SIG} = 90\text{V}$, $I_{SIG} = 1\text{A}$ (Note 1)
Value of Output Bleed Resistor (HV2903/HV2904 only)	R_{INT}	20	35	50	$\text{k}\Omega$	Output switch to R_{GND} , $I_{RINT} = 0.1 \text{ mA}$
Switch Off Leakage per SW	I_{SOL}	—	—	3	μA	At 49 μs with $V_{SIG} = +100\text{V}$, 50 μs pulse (see Figure 3-1)
		—	—	3	μA	At 49 μs with $V_{SIG} = -100\text{V}$, 50 μs pulse (see Figure 3-1)

Note 1: Specification is obtained by characterization and is not 100% tested.

2: Design guidance only.

HV2803/HV2903/HV2904

DC ELECTRICAL CHARACTERISTICS (CONTINUED)

Unless otherwise specified, $V_{DD} = 6.0V$, $V_{SS} = -6.0V$, $V_{LL} = 3.3V$, $T_{AMB} = +25^{\circ}C$. **Boldface** specifications apply over the full operating temperature range.

Parameters	Sym.	Min.	Typ.	Max.	Units	Conditions	
HV2803							
Switch Off Bias per SW	I_{SOB}	—	—	3	μA	$V_{SIG} = +100V$, 400 μs pulse (see Figure 3-2)	
		—	—	4	mA	$V_{SIG} = -100V$, 12 μs pulse (see Figure 3-2) (Note 1)	
HV2903							
Switch Off Bias per SW	I_{SOB}	—	—	3	μA	$V_{SIG} = +100V$, 400 μs pulse (see Figure 3-2)	
		—	—	8	mA	$V_{SIG} = -100V$, 12 μs pulse (see Figure 3-2) (Note 1)	
HV2904							
Switch Off Bias per SWA (with bleed resistor)	I_{SOB}	—	—	3	μA	$V_{SIG} = +100V$, 400 μs pulse (see Figure 3-2)	
		—	—	8	mA	$V_{SIG} = -100V$, 12 μs pulse (see Figure 3-2) (Note 1)	
Switch Off Bias per SWB (without bleed resistor)		—	—	3	μA	$V_{SIG} = +100V$, 400 μs pulse (see Figure 3-2)	
		—	—	4	mA	$V_{SIG} = -100V$, 12 μs pulse (see Figure 3-2) (Note 1)	
Switch Off DC Offset	V_{OS}	—	1	10	mV	$R_{LOAD} = 25 k\Omega$ (HV2803), $50 k\Omega$ (HV2904), no load (HV2903) (see Figure 3-3)	
Switch On DC Offset		—	1	10			
Quiescent V_{DD} Supply Current	I_{DDQ}	—	—	7	mA	All switches off	
Quiescent V_{SS} Supply Current	I_{SSQ}	—	—	5	mA		
Quiescent V_{DD} Supply Current	I_{DDQ}	—	—	8	mA	All switches on, $V_{SW} = 1V$	
Quiescent V_{SS} Supply Current	I_{SSQ}	—	—	8	mA		
Quiescent V_{LL} Supply Current	I_{LLQ}	—	1	10	μA	All logic inputs are static	
Standby V_{DD} Supply Current	I_{DDS}	—	63	150	μA	$\overline{STBY} = 0V$	
Standby V_{SS} Supply Current	I_{SSS}	—	13	100	μA		
Standby V_{LL} Supply Current	I_{LLS}	—	—	2	μA	$\overline{STBY} = 0V$	
Switch Output Peak Current	I_{SW}	2	3	—	A	V_{SIG} duty cycle < 0.1% (Note 1)	
Output Switching Frequency	f_{SW}	—	—	50	kHz	Duty cycle = 50% (Note 1)	
Average V_{DD} Supply Current	I_{DD}	—	11	25	mA	All output switches are turning on and off at 50 kHz with no load, $V_{SIG} = 0V$	
Average V_{SS} Supply Current	I_{SS}	—	9	20	mA		
Average V_{LL} Supply Current	I_{LL}	—	3	6	mA	$f_{CLK} = 5.0 MHz$	
Data Out Source Current	I_{SOR}	10	—	—	mA	$V_{OUT} = V_{LL} - 0.7V$	
Data Out Sink Current	I_{SINK}	10	—	—	mA	$V_{OUT} = 0.7V$	
Logic Input Capacitance	C_{IN}	—	8	—	pF	(Note 2)	

Note 1: Specification is obtained by characterization and is not 100% tested.

2: Design guidance only.

AC ELECTRICAL CHARACTERISTICS

Unless otherwise specified, $V_{DD} = 6.0V$, $V_{SS} = -6.0V$, $V_{LL} = 3.3V$, $T_{AMB} = +25^{\circ}C$. **Boldface** specifications apply over the full operating temperature range.

Parameters	Sym.	Min.	Typ.	Max.	Units	Conditions/Comments
Setup Time before \overline{LE}/EN Rises	t_{SD}	25	—	—	ns	(Note 1)
Time Width of \overline{LE}/EN	t_{WLE}	12	—	—	ns	(Note 1)
Clock Delay Time to Data Out	t_{DO}	—	—	13.5	ns	
Time Width of CLR	t_{WCLR}	55	—	—	ns	(Note 1)
Setup Time Data to Clock	t_{SU}	1.5	—	—	ns	(Note 1)
Hold Time Data from Clock	t_H	1.5	—	—	ns	(Note 1)
Clock Frequency	f_{CLK}	—	—	66	MHz	50% duty cycle, $f_{DIN} = (1/2)f_{CLK}$, $C_{DOUT} = 20 \text{ pF}$ (Note 1)
Clock Rise and Fall Times	t_R, t_F	—	—	50	ns	
Turn-On Time	t_{ON}	—	—	5	μs	$V_{SIG} = 5V$, $R_{LOAD} = 550\Omega$ (see Figure 3-4)
Turn-Off Time	t_{OFF}	—	—	5		
Input Large-Signal Pulse Width	t_{PW}	—	—	2.5	μs	$V_{PULSE} = 0V$ to $\pm 100V$, measured at 90% amplitude (see Figure 3-5) (Note 1)
Wake-up Time from Standby to Digital Logic Normal Operation	t_{WU}	—	—	10	μs	Bank Switching mode (MODE = L)
		—	—	10		Individual Switching mode (MODE = H) (Note 1)
Maximum V_{SIG} Slew Rate	dv/dt	—	—	20	V/ns	(Note 1)
Analog Small-Signal Frequency	f_{BWS}	—	50	—	MHz	(Note 1)
Off Isolation	K_O	—	-57	-51	dB	$f = 5.0 \text{ MHz}, 1.0 \text{ k}\Omega/15 \text{ pF}$ load (see Figure 3-6) (Note 1)
		—	-70	-65		$f = 5.0 \text{ MHz}, 50\Omega$ load (see Figure 3-6) (Note 1)
Switch Crosstalk	K_{CR}	—	-70	-60	dB	$f = 5.0 \text{ MHz}, 50\Omega$ load (see Figure 3-7) (Note 1)
Off Capacitance SW to GND	$C_{SG(OFF)}$	—	12	—	pF	$V_{SIG} = 50 \text{ mV}$ @ 1 MHz, no load (Note 1)
On Capacitance SW to GND	$C_{SG(ON)}$	—	25	—		
Output Voltage Spike at SWA, SWB	+ V_{SPK}	—	—	150	mV	$R_{LOAD} = 50\Omega$. (see Figure 3-8) (Note 1)
	- V_{SPK}	-150	—	—		
Charge Injection	QC	—	200	—	pC	See Figure 3-9 (Note 1)
Second Harmonic Distortion	HD2	—	-68	-60	dBc	$V_{SIG} = 1.5 V_{PP}$ @ 5 MHz, 50Ω load (Note 1)
		—	-65	-60		$V_{SIG} = 1.5 V_{PP}$ @ 5 MHz, $1 \text{ k}\Omega/15 \text{ pF}$ load (Note 1)

Note 1: Specification is obtained by characterization and is not 100% tested.

TEMPERATURE SPECIFICATION

Parameters	Sym.	Min.	Typ.	Max.	Units	Conditions
Temperature Range						
Operating Temperature Range	T_A	0	—	+70	°C	
Storage Temperature Range	T_A	-65	—	+150	°C	
Maximum Junction Temperature	T_J	—	—	+125	°C	
Package Thermal Resistance						
Thermal Resistance, 132-Ball TFBGA	θ_{JA}	—	22	—	°C/W	

HV2803/HV2903/HV2904

1.1 Logic Timing and Truth Table

Figure 1-1 shows the timing of the AC characteristic parameters graphically.




FIGURE 1-1: Logic Input Timing Diagram.

TABLE 1-1: TRUTH TABLE^(1,2,3,4,5,6)

STBY	MODE	D0	D1	...	D15	D16	...	D31	D _{IN} /AB	$\overline{LE/EN}$	CLR	SW0	SW1	...	SW15	SW16	...	SW31		
H	H	L	—		—	—		—	X	L	L	OFF	—		—	—	—	—	—	
H	H	H	—		—	—		—	X	L	L	ON	—		—	—	—	—	—	
H	H	—	L		—	—		—	X	L	L	—	OFF		—	—	—	—	—	
H	H	—	H		—	—		—	X	L	L	—	ON		—	—	—	—	—	
H	H	—	—		—	—		—	X	L	L	—	—		—	—	—	—	—	
H	H	—	—		—	—		—	X	L	L	—	—		—	—	—	—	—	
H	H	—	—		—	—		—	X	L	L	—	—		—	—	—	—	—	
H	H	—	—		—	—		—	X	L	L	—	—		—	—	—	—	—	
H	H	—	—	...	H	—	...	—	X	L	L	—	—	...	OFF	—	—	—	—	
H	H	—	—		—	L		—	X	L	L	—	—		ON	—	—	—	—	
H	H	—	—		—	H		—	X	L	L	—	—		—	OFF	—	—	—	
H	H	—	—		—	—		—	X	L	L	—	—		—	ON	—	—	—	
H	H	—	—		—	—		—	X	L	L	—	—		—	—	—	—	—	
H	H	—	—		—	—		—	X	L	L	—	—		—	—	—	—	—	
H	H	—	—		—	—		—	X	L	L	—	—		—	—	OFF	—	—	
H	H	—	—		—	—		—	X	L	L	—	—		—	—	ON	—	—	
H	H	—	—		—	—		—	X	L	L	—	—		—	—	—	—	—	
H	H	—	—		—	—		—	X	L	L	—	—		—	—	—	—	—	
H	H	—	—		—	—		—	X	L	L	—	—		—	—	—	—	—	
H	H	X	X	X	X	X	X	X	X	H	L	HOLD PREVIOUS STATE						—	—	
H	H	X	X	X	X	X	X	X	X	X	H	ALL SWITCHES OFF						—	—	
H	L	X	X	X	X	X	X	X	X	L	H	X	EVEN SWITCHES OFF & ODD SWITCHES ON						—	—
H	L	X	X	X	X	X	X	X	X	H	H	X	EVEN SWITCHES ON & ODD SWITCHES OFF						—	—
H	L	X	X	X	X	X	X	X	X	X	L	X	ALL SWITCHES OFF						—	—
L	X	X	X	X	X	X	X	X	X	X	X	X	ALL SWITCHES OFF, STANBY STATE						—	—

Legend: X = Don't care; L = Low; H = High.

Note 1: The 32 switches operate independently (when MODE = H).

2: Serial data are clocked in on the L to H transition of the CLK (when MODE = H).

3: All 32 switches go to a state retaining their latched condition at the rising edge of $\overline{LE/EN}$. When $\overline{LE/EN}$ is low, the shift registers' data flow through the latch (when MODE = H).

4: D_{OUT} is high when data in Register 31 are high (when MODE = H).

5: Shift register clocking has no effect on the switch states if $\overline{LE/EN}$ is high (when MODE = H).

6: The CLR (clear) input overrides all the inputs (when MODE = H).

HV2803/HV2903/HV2904

2.0 PACKAGE PIN CONFIGURATION AND FUNCTION DESCRIPTION

This section details the pin designation for the 132-Ball TFBGA package (Figure 2-1). The description of each pin is listed in Table 2-1.




FIGURE 2-1: 132-Ball TFBGA Package – Top View.

HV2803/HV2903/HV2904

TABLE 2-1: PIN FUNCTION TABLE

Pin Number	Symbol		Description
	HV2803	HV2903, HV2904	
A1	D _{OUT}	D _{OUT}	Data Out Logic Output
A2	V _{LL}	V _{LL}	Logic Supply Voltage
A3	SW10A	SW10A	Analog Switch 10 Terminal A
A4	SW11A	SW11A	Analog Switch 11 Terminal A
A5	SW12A	SW12A	Analog Switch 12 Terminal A
A6	SW13A	SW13A	Analog Switch 13 Terminal A
A7	SW14A	SW14A	Analog Switch 14 Terminal A
A8	SW15A	SW15A	Analog Switch 15 Terminal A
A9	SW16A	SW16A	Analog Switch 16 Terminal A
A10	SW17A	SW17A	Analog Switch 17 Terminal A
A11	SW18A	SW18A	Analog Switch 18 Terminal A
A12	SW19A	SW19A	Analog Switch 19 Terminal A
A13	SW20A	SW20A	Analog Switch 20 Terminal A
A14	SW21A	SW21A	Analog Switch 21 Terminal A
B1	CLK	CLK	Clock Logic Input for Shift Register
B2	CLR	CLR	Latch Clear Logic Input
B3	SW10B	SW10B	Analog Switch 10 Terminal B
B4	SW11B	SW11B	Analog Switch 11 Terminal B
B5	SW12B	SW12B	Analog Switch 12 Terminal B
B6	SW13B	SW13B	Analog Switch 13 Terminal B
B7	SW14B	SW14B	Analog Switch 14 Terminal B
B8	SW15B	SW15B	Analog Switch 15 Terminal B
B9	SW16B	SW16B	Analog Switch 16 Terminal B
B10	SW17B	SW17B	Analog Switch 17 Terminal B
B11	SW18B	SW18B	Analog Switch 18 Terminal B
B12	SW19B	SW19B	Analog Switch 19 Terminal B
B13	SW20B	SW20B	Analog Switch 20 Terminal B
B14	SW21B	SW21B	Analog Switch 21 Terminal B
C1	\overline{LE}/EN	\overline{LE}/EN	Latch Enable Logic Input, Low Active when in Individual Switching mode; Enable Logic Input when in Bank Switching mode
C2	MODE	MODE	Logic Input to decide the Switching mode; L = Bank Switching, H = Individual Switching
C13, C14	NC	R _{GND}	No Connect/Ground for Bleed Resistor
D1	D _{IN/AB}	D _{IN/AB}	Data in Logic Input when in Individual Switching mode; Logic Input to select Even SWs Bank or Odd SWs Bank when in Bank Switching mode
D2	\overline{STBY}	\overline{STBY}	Logic Input for Standby State; L = Standby mode (default), H = Normal Operation
D13, D14	V _{DD}	V _{DD}	Positive Supply Voltage
E1	DGND	DGND	Digital Ground
E2	V _{DD}	V _{DD}	Positive Supply Voltage
E5-E10	GND	GND	Ground
E13, E14	V _{SS}	V _{SS}	Negative Supply Voltage

HV2803/HV2903/HV2904

TABLE 2-1: PIN FUNCTION TABLE (CONTINUED)

Pin Number	Symbol		Description
	HV2803	HV2903, HV2904	
F1	V _{SS}	V _{SS}	Negative Supply Voltage
F2	V _{DD}	V _{DD}	Positive Supply Voltage
F5-F10	GND	GND	Ground
F13	SW22B	SW22B	Analog Switch 22 Terminal B
F14	SW22A	SW22A	Analog Switch 22 Terminal A
G1	SW9A	SW9A	Analog Switch 9 Terminal A
G2	SW9B	SW9B	Analog Switch 9 Terminal B
G5-G10	GND	GND	Ground
G13	SW23B	SW23B	Analog Switch 23 Terminal B
G14	SW23A	SW23A	Analog Switch 23 Terminal A
H1	SW8A	SW8A	Analog Switch 8 Terminal A
H2	SW8B	SW8B	Analog Switch 8 Terminal B
H5-H10	GND	GND	Ground
H13	SW24B	SW24B	Analog Switch 24 Terminal B
H14	SW24A	SW24A	Analog Switch 24 Terminal A
J1	SW7A	SW7A	Analog Switch 7 Terminal A
J2	SW7B	SW7B	Analog Switch 7 Terminal B
J5-J10	GND	GND	Ground
J13	SW25B	SW25B	Analog Switch 25 Terminal B
J14	SW25A	SW25A	Analog Switch 25 Terminal A
K1	SW6A	SW6A	Analog Switch 6 Terminal A
K2	SW6B	SW6B	Analog Switch 6 Terminal B
K5-K10	GND	GND	Ground
K13, K14	NC	R _{GND}	No Connect/Ground for Bleed Resistor
L1, L2	V _{SS}	V _{SS}	Negative Supply Voltage
L13, L14	V _{SS}	V _{SS}	Negative Supply Voltage
M1, M2	V _{DD}	V _{DD}	Positive Supply Voltage
M13, M14	V _{DD}	V _{DD}	Positive Supply Voltage
N1, N2	NC	R _{GND}	No Connect/Ground for Bleed Resistor
N3	SW5B	SW5B	Analog Switch 5 Terminal B
N4	SW4B	SW4B	Analog Switch 4 Terminal B
N5	SW3B	SW3B	Analog Switch 3 Terminal B
N6	SW2B	SW2B	Analog Switch 2 Terminal B
N7	SW1B	SW1B	Analog Switch 1 Terminal B
N8	SW0B	SW0B	Analog Switch 0 Terminal B
N9	SW31B	SW31B	Analog Switch 31 Terminal B
N10	SW30B	SW30B	Analog Switch 30 Terminal B
N11	SW29B	SW29B	Analog Switch 29 Terminal B
N12	SW28B	SW28B	Analog Switch 28 Terminal B
N13	SW27B	SW27B	Analog Switch 27 Terminal B
N14	SW26B	SW26B	Analog Switch 26 Terminal B

HV2803/HV2903/HV2904

TABLE 2-1: PIN FUNCTION TABLE (CONTINUED)

Pin Number	Symbol		Description
	HV2803	HV2903, HV2904	
P1, P2	NC	R _{GND}	No Connect/Ground for Bleed Resistor
P3	SW5A	SW5A	Analog Switch 5 Terminal A
P4	SW4A	SW4A	Analog Switch 4 Terminal A
P5	SW3A	SW3A	Analog Switch 3 Terminal A
P6	SW2A	SW2A	Analog Switch 2 Terminal A
P7	SW1A	SW1A	Analog Switch 1 Terminal A
P8	SW0A	SW0A	Analog Switch 0 Terminal A
P9	SW31A	SW31A	Analog Switch 31 Terminal A
P10	SW30A	SW30A	Analog Switch 30 Terminal A
P11	SW29A	SW29A	Analog Switch 29 Terminal A
P12	SW28A	SW28A	Analog Switch 28 Terminal A
P13	SW27A	SW27A	Analog Switch 27 Terminal A
P14	SW26A	SW26A	Analog Switch 26 Terminal A

HV2803/HV2903/HV2904

3.0 TEST CIRCUIT EXAMPLES

This section details a few examples of test circuits.




FIGURE 3-1: Switch-Off Leakage per Switch.




FIGURE 3-4: T_{ON}/T_{OFF} Test Circuit.




FIGURE 3-2: Switch-Off Bias per Switch.




FIGURE 3-5: Tx Pulse Width.




FIGURE 3-3: Switch DC Offset.




FIGURE 3-6: Off Isolation.

HV2803/HV2903/HV2904




FIGURE 3-7: Switch Crosstalk.




FIGURE 3-9: Charge Injection.




FIGURE 3-8: Output Voltage Spike.

HV2803/HV2903/HV2904

4.0 TYPICAL PERFORMANCE CURVES

Note: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore outside the warranted range.

Note: Unless otherwise indicated, $V_{DD} = 6.0V$, $V_{SS} = -6.0V$, $V_{LL} = 3.3V$, $T_{AMB} = +25^{\circ}C$.




FIGURE 4-1: R_{O_Ns} at 5 mA vs. V_{DD}/V_{SS} .




FIGURE 4-4: I_{DD}/I_{SS} vs. Temperature.




FIGURE 4-2: I_{DD}/I_{SS} vs. Switching Frequency.




FIGURE 4-5: I_{LLQ}/I_{LLS} vs. Temperature.




FIGURE 4-3: I_{DDQ}/I_{SSQ} vs. Temperature.




FIGURE 4-6: T_{ON}/T_{OFF} vs. Temperature.

HV2803/HV2903/HV2904

Note: Unless otherwise indicated, $V_{DD} = 6.0V$, $V_{SS} = -6.0V$, $V_{LL} = 3.3V$, $T_{AMB} = +25^{\circ}C$.




FIGURE 4-7: I_{LL} vs. CLK Frequency.




FIGURE 4-8: K_O vs. Frequency with 50Ω Load.

HV2803/HV2903/HV2904

5.0 DETAILED DESCRIPTION AND APPLICATION INFORMATION

5.1 Device Overview

The HV2803/HV2903/HV2904 devices are low harmonic distortion, low charge injection, 32-channel, high-voltage analog switches that do not require high-voltage supplies.

The devices require only $\pm 6V$ or $\pm 5V$ low-voltage supplies. However, all the analog switches can transmit $\pm 100V$ high-voltage pulses with typical 10Ω on-resistance and 50 MHz bandwidth for small signals.

The HV2803/HV2903/HV2904 devices are distinguished by bleed resistors that eliminate voltage build-up in capacitance loads, such as piezoelectric transducers. The devices have two digital logics and controls for two Switch Control modes: Individual Switching mode and Bank Switching mode.

[Figure 5-1](#) shows a typical medical ultrasound imaging system, comprising 64 channels of transmit pulsers, 64 channels of receivers (LNA and ADC) and 64 channels of T/R switches, connecting to 192 elements of an ultrasound probe via an HV2XXX high-voltage analog switch array.




FIGURE 5-1: Typical Medical Ultrasound Imaging System.

5.2 Individual Switching Mode and Bank Switching Mode

The HV2803/HV2903/HV2904 devices have two logic circuitries that support two Switching modes determined by the MODE pin logic input. One mode is the Individual Switching mode and the other mode is the Bank Switching mode. When the MODE pin is high, the devices operate in the Individual Switching mode and

can control 32-channel SPST switches individually through a digital serial interface. When the MODE pin is low, the devices operate in the Bank Switching mode, which works as a 16PDT switch for probe selection. [Table 5-1](#) shows the functional difference of the logic pins in the two modes. When the MODE input is changed from low to high, all the shift registers are reset to zero.

TABLE 5-1: LOGIC PINS AT INDIVIDUAL SWITCHING VS. BANK SWITCHING

Pin Name	Individual Switching Mode (MODE = H)		Bank Switching Mode (MODE = L)	
	Function	Description	Function	Description
STBY	STBY	L = Standby mode (default) H = Normal operation	STBY	L = Standby mode (default) H = Normal operation
D _{IN} /A _B	D _{IN}	Data in logic input	A/B	Logic input to select on bank H = Even SWs on and Odd SWs off L = Even SWs off and Odd SWs on
LE/EN	LE	Latch enable logic input	EN	Logic input for enable/disable bank switching H = Enable L = Disable (all SWs off)
CLR	CLR	Latch clear logic input	GND	Should connect to GND
CLK	CLK	Clock logic input for shift register	GND	Should connect to GND
D _{OUT}	D _{OUT}	Data out logic output	high-Z	High-Impedance

HV2803/HV2903/HV2904

5.3 Individual Switching Mode Logic Input Timing

When the MODE pin logic input is high, the HV2803/HV2903/HV2904 devices operate in the Individual Switching mode. The HV2803/HV2903/HV2904 devices have a digital serial interface consisting of Data In (D_{IN}/AB), Clock (CLK), Data Out (D_{OUT}), Latch Enable (LE/EN) and Clear (CLR) for the Individual Switching mode. The digital circuits are supplied by V_{LL} . The serial clock frequency is up to 66 MHz.

The switch state configuration data are shifted into the shift registers on the rising edge (low-to-high transition) of the clock. The Switch Configuration bit of SW31 is shifted in first and the Configuration bit of SW0 is shifted in last. To change all the switch states at the same time, the Latch Enable Input (LE/EN) should remain high while the 32-bit Data In signal is shifted into the 32-bit register. After the valid 32-bit

data complete shifting into the shift registers, the high-to-low transition of the LE/EN signal transfers the contents of the shift registers into the latches. Finally, setting the LE/EN high again allows all the latches to keep the current state while new data can now be shifted into the shift registers without disturbing the latches.

It is recommended to change all the latch states at the same time through this method to avoid possible clock feed through noise (see [Figure 5-2](#) for details).

When the CLR input is set high, it resets the data of all 32 latches to low. Consequently, all the high-voltage switches are set to an OFF state. However, the CLR signal does not affect the contents of the shift register, and therefore, the shift register can operate independently of the CLR signal. As a result, when the CLR input is low, the shift register still retains the previous data.




FIGURE 5-2: Latch Enable Timing Diagram.

5.4 Multiple Devices Connection in Individual Switching Mode

The serial input interface of the HV2803/HV2903/HV2904 devices allows multiple devices to daisy-chain together. In this configuration, the D_{OUT} pin of a device is connected to the D_{IN}/AB pin of the subsequent device, and so forth. The last D_{OUT} pin of the daisy-chained HV2803/HV2903/HV2904 devices can be either floating or fed back to an FPGA (Field-Programmable Gate Array) to check the previously stored shift register data.

To control all the high-voltage analog switch states in daisy-chained N devices, N-times 32 clocks and N-times 32 bits of data are shifted into the shift registers, while $\overline{LE/EN}$ remains high and CLR remains low. After all the data finish shifting in, one single negative pulse of the $\overline{LE/EN}$ pin transfers the data from all shift registers to all the latches simultaneously. Consequently, all N-times 32 high-voltage analog switches change states simultaneously.

5.5 Bank Switching Mode

When the MODE pin logic input is low, the HV2803/HV2903/HV2904 devices operate in the Bank Switching mode.

In the Bank Switching mode, the D_{IN}/AB pin is used as the A/B input and the LE/EN pin is used as the EN input. In this mode, the CLR and CLK logic input pins are not used. They do not work for any operation. It is recommended that these logic inputs be connected to low logic level. The D_{OUT} pin is in a high-impedance state. See [Table 1-1](#) for details on Bank Switching mode.

The EN function allows the HV2803/HV2903/HV2904 devices to be configured as either a 2:1 or 4:1 multiplexer/demultiplexer. The HV2803/HV2903/HV2904 devices can replace the mechanical relay in a medical ultrasound system. Compared to the mechanical relay, the HV2803/HV2903/HV2904 devices switch faster, consume less power and emit no audible noise. [Figure 5-3](#) shows an application example of a 4-probe selection configuration using the HV2803/HV2903/HV2904 Bank Switching mode. Please note that the MODE pin is connected to GND.




FIGURE 5-3: Example of Bank Switching for 4-Probe Selection.

HV2803/HV2903/HV2904

5.6 Standby Mode

To reduce the current consumption during the Idle time, the HV2803/HV2903/HV2904 devices include Standby mode. If the STBY logic input is low, the device is in Standby mode to reduce the current consumption by shutting down most of the circuitry. If the STBY logic input is changed from low to high, the devices are out of Standby mode and the digital logic

circuitry starts operating normally after the wake-up time, t_{WU} . [Figure 5-4](#) and [Figure 5-5](#) show the Standby mode timing diagram at Bank Switching mode and Individual Switching mode, respectively. The default logic condition is the standby state. The STBY logic input has the highest priority in logic control. See [Table 1-1](#) for details.




FIGURE 5-4: Standby Mode Timing Diagram at Bank Switching Mode.




FIGURE 5-5: Standby Mode Timing Diagram at Individual Switching Mode.

HV2803/HV2903/HV2904

5.7 Power-up Sequence

The HV2803/HV2903/HV2904 devices have a recommended power-up sequence. It is recommended that V_{SS} and V_{DD} be powered up first, and then V_{LL} be powered up. The power-down sequence is in reverse order of the power-up sequence.

During the power-up/down period, all the analog switch inputs should be within V_{DD} and V_{SS} or floating.

5.8 Layout Considerations

The HV2803/HV2903/HV2904 devices have two separate ground connections. DGND is the ground connection for digital circuitry, and GND is the ground

connection for substrate and analog switches. It is important to have a good PCB layout which minimizes noise and ground bounce. It is recommended to use two separate ground planes in the PCB, connected together at the return terminal of the input power line, as shown in [Figure 5-6](#). It is recommended that 0.1 μF or larger ceramic decoupling capacitors, with low-ESR (Equivalent Series Resistance) and appropriate voltage ratings, be connected between ground and power supplies, as shown in [Figure 5-6](#). The decoupling capacitor of V_{LL} should be connected to DGND, whereas the decoupling capacitors of V_{DD} and V_{SS} should be connected to GND. These decoupling capacitors should be placed as close as possible to the device.





FIGURE 5-6: Layout Guidelines.


6.0 PACKAGING INFORMATION

6.1 Package Marking Information

132-Ball TFBGA (12x12x1.2 mm)



Example




Legend:	XX...X Customer-specific information
Y	Year code (last digit of calendar year)
YY	Year code (last 2 digits of calendar year)
WW	Week code (week of January 1 is week '01')
NNN	Alphanumeric traceability code
(e8)	Pb-free JEDEC designator for Matte Tin (Sn)
*	This package is Pb-free. The Pb-free JEDEC designator (e8) can be found on the outer packaging for this package.

Note: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information.

HV2803/HV2903/HV2904

132-Ball Thin Fine Pitch Ball Grid Array (AHA) - 12x12x1.2mm Body [TFBGA]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>




Microchip Technology Drawing C04-1193 Rev B Sheet 1 of 2

HV2803/HV2903/HV2904

132-Ball Thin Fine Pitch Ball Grid Array (AHA) - 12x12x1.2mm Body [TFBGA]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Number of Terminals	N	132		
Pitch	e	0.80	BSC	
Overall Height	A	-	-	1.20
Standoff	A1	0.27	0.32	0.37
Substrate Thickness	A2	0.26	REF	
Mold Cap Thickness	A4	0.53	REF	
Overall Length	D	12.00	BSC	
Overall Terminal Centers	D1	10.40	BSC	
Overall Width	E	12.00	BSC	
Overall Terminal Centers	E1	10.40	BSC	
Terminal Diameter	b	0.35	0.40	0.45

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.
2. Package is saw singulated
3. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

HV2803/HV2903/HV2904

132-Ball Thin Fine Pitch Ball Grid Array (AHA) - 12x12x1.2mm Body [TFBGA]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



RECOMMENDED LAND PATTERN

Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E		0.80 BSC	
Contact Pad Diameter	ØX		0.40	
Contact Pad Spacing	C1		10.40	
Contact Pad Spacing	C2		10.40	

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-3193 Rev B

APPENDIX A: REVISION HISTORY

Revision C (May 2019)

- Updated **AC Electrical Characteristics** table
- Minor text changes throughout

Revision B (February 2019)

- Updated **AC Electrical Characteristics** table
- Updated **Figure 3-2**
- Minor typographical corrections

Revision A (November 2017)

- Original release of this document

HV2803/HV2903/HV2904

NOTES:

HV2803/HV2903/HV2904

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

<u>PART NO.</u>	<u>/XX</u>	
Device	Package	
Device:	HV2803: No High-Voltage Bias, 32-Channel, High-Voltage Analog Switch HV2903: No High-Voltage Bias, 32-Channel, High-Voltage Analog Switch with Bleed Resistor at Both Sides of Switch HV2904: No High-Voltage Bias, 32-Channel, High-Voltage Analog Switch with Bleed Resistor at Only One Side of Switch	Examples: a) HV2803/AHA: 132-Ball TFBGA package b) HV2903/AHA: 132-Ball TFBGA package c) HV2904/AHA: 132-Ball TFBGA package
Package:	AHA = Thin Fine Pitch Ball Grid Array – 12x12x1.2 mm (TFBGA), 132-Ball	

HV2803/HV2903/HV2904

NOTES:

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. **MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE.** Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMS, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.

QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV = ISO/TS 16949 =

Trademarks

The Microchip name and logo, the Microchip logo, AnyRate, AVR, AVR logo, AVR Freaks, BitCloud, chipKIT, chipKIT logo, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, Heldo, JukeBlox, KeeLoq, Kleer, LANCheck, LINK MD, maXStylus, maXTouch, MediaLB, megaAVR, MOST, MOST logo, MPLAB, OptoLyzers, PIC, picoPower, PICSTART, PIC32 logo, Prochip Designer, QTouch, SAM-BA, SpyNIC, SST, SST Logo, SuperFlash, tinyAVR, UNI/O, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

ClockWorks, The Embedded Control Solutions Company, EtherSynch, Hyper Speed Control, HyperLight Load, IntelliMOS, mTouch, Precision Edge, and Quiet-Wire are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, BodyCom, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, INICnet, Inter-Chip Connectivity, JitterBlocker, KleerNet, KleerNet logo, memBrain, Mindi, MiWi, motorBench, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, Multitrack, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, SAM-ICE, Serial Quad I/O, SMART-I.S., SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2019, Microchip Technology Incorporated, All Rights Reserved.

ISBN: 978-1-5224-4537-1



MICROCHIP

Worldwide Sales and Service

AMERICAS

Corporate Office
2355 West Chandler Blvd.
Chandler, AZ 85224-6199
Tel: 480-792-7200
Fax: 480-792-7277
Technical Support:
<http://www.microchip.com/support>
Web Address:
www.microchip.com

Atlanta

Duluth, GA
Tel: 678-957-9614
Fax: 678-957-1455

Austin, TX

Tel: 512-257-3370

Boston

Westborough, MA
Tel: 774-760-0087
Fax: 774-760-0088

Chicago

Itasca, IL
Tel: 630-285-0071
Fax: 630-285-0075

Dallas

Addison, TX
Tel: 972-818-7423
Fax: 972-818-2924

Detroit

Novi, MI
Tel: 248-848-4000

Houston, TX

Tel: 281-894-5983

Indianapolis

Noblesville, IN
Tel: 317-773-8323
Fax: 317-773-5453
Tel: 317-536-2380

Los Angeles

Mission Viejo, CA
Tel: 949-462-9523
Fax: 949-462-9608
Tel: 951-273-7800

Raleigh, NC

Tel: 919-844-7510

New York, NY

Tel: 631-435-6000

San Jose, CA

Tel: 408-735-9110
Tel: 408-436-4270

Canada - Toronto

Tel: 905-695-1980
Fax: 905-695-2078

ASIA/PACIFIC

Australia - Sydney
Tel: 61-2-9868-6733
China - Beijing
Tel: 86-10-8569-7000
China - Chengdu
Tel: 86-28-8665-5511
China - Chongqing
Tel: 86-23-8980-9588
China - Dongguan
Tel: 86-769-8702-9880
China - Guangzhou
Tel: 86-20-8755-8029
China - Hangzhou
Tel: 86-571-8792-8115
China - Hong Kong SAR
Tel: 852-2943-5100
China - Nanjing
Tel: 86-25-8473-2460
China - Qingdao
Tel: 86-532-8502-7355
China - Shanghai
Tel: 86-21-3326-8000
China - Shenyang
Tel: 86-24-2334-2829
China - Shenzhen
Tel: 86-755-8864-2200
China - Suzhou
Tel: 86-186-6233-1526
China - Wuhan
Tel: 86-27-5980-5300
China - Xian
Tel: 86-29-8833-7252
China - Xiamen
Tel: 86-592-2388138
China - Zhuhai
Tel: 86-756-3210040

ASIA/PACIFIC

India - Bangalore
Tel: 91-80-3090-4444
India - New Delhi
Tel: 91-11-4160-8631
India - Pune
Tel: 91-20-4121-0141
Japan - Osaka
Tel: 81-6-6152-7160
Japan - Tokyo
Tel: 81-3-6880- 3770
Korea - Daegu
Tel: 82-53-744-4301
Korea - Seoul
Tel: 82-2-554-7200
Malaysia - Kuala Lumpur
Tel: 60-3-7651-7906
Malaysia - Penang
Tel: 60-4-227-8870
Philippines - Manila
Tel: 63-2-634-9065
Singapore
Tel: 65-6334-8870
Taiwan - Hsin Chu
Tel: 886-3-577-8366
Taiwan - Kaohsiung
Tel: 886-7-213-7830
Taiwan - Taipei
Tel: 886-2-2508-8600
Thailand - Bangkok
Tel: 66-2-694-1351
Vietnam - Ho Chi Minh
Tel: 84-28-5448-2100

EUROPE

Austria - Wels
Tel: 43-7242-2244-39
Fax: 43-7242-2244-393
Denmark - Copenhagen
Tel: 45-4450-2828
Fax: 45-4485-2829
Finland - Espoo
Tel: 358-9-4520-820
France - Paris
Tel: 33-1-69-53-63-20
Fax: 33-1-69-30-90-79
Germany - Garching
Tel: 49-8931-9700
Germany - Haan
Tel: 49-2129-3766400
Germany - Heilbronn
Tel: 49-7131-72400
Germany - Karlsruhe
Tel: 49-721-625370
Germany - Munich
Tel: 49-89-627-144-0
Fax: 49-89-627-144-44
Germany - Rosenheim
Tel: 49-8031-354-560
Israel - Ra'anana
Tel: 972-9-744-7705
Italy - Milan
Tel: 39-0331-742611
Fax: 39-0331-466781
Italy - Padova
Tel: 39-049-7625286
Netherlands - Drunen
Tel: 31-416-690399
Fax: 31-416-690340
Norway - Trondheim
Tel: 47-7288-4388
Poland - Warsaw
Tel: 48-22-3325737
Romania - Bucharest
Tel: 40-21-407-87-50
Spain - Madrid
Tel: 34-91-708-08-90
Fax: 34-91-708-08-91
Sweden - Gothenberg
Tel: 46-31-704-60-40
Sweden - Stockholm
Tel: 46-8-5090-4654
UK - Wokingham
Tel: 44-118-921-5800
Fax: 44-118-921-5820