Power MOSFET

30 V, 34 A, Single N-Channel, μ8FL

Features

- Low R_{DS(on)} to Minimize Conduction Losses
- Low Capacitance to Minimize Driver Losses
- Optimized Gate Charge to Minimize Switching Losses
- These Devices are Pb-Free, Halogen Free/BFR Free and are RoHS Compliant

Applications

- Power Load Switch
- Notebook Battery Management
- Motor Control

MAXIMUM RATINGS (T_J = 25°C unless otherwise stated)

Param	neter		Symbol	Value	Unit
Drain-to-Source Voltage	V _{DSS}	30	V		
Gate-to-Source Voltage			V _{GS}	±20	٧
Continuous Drain		T _A = 25°C	I _D	11.2	Α
Current R _{θJA} (Note 1)		T _A = 85°C		8.0	1
Power Dissipation $R_{\theta JA}$ (Note 1)		T _A = 25°C	P _D	2.16	W
Continuous Drain		T _A = 25°C	I _D	15.7	Α
Current R _{θJA} ≤ 10 s (Note 1)		T _A = 85°C		11.3	
Power Dissipation $R_{\theta JA} \le 10 \text{ s (Note 1)}$	Steady	T _A = 25°C	P _D	4.30	W
Continuous Drain	State	T _A = 25°C	I _D	7.1	Α
Current R _{θJA} (Note 2)		T _A = 85°C		5.1	
Power Dissipation R _{0JA} (Note 2)		T _A = 25°C	P _D	0.89	W
Continuous Drain		T _C = 25°C	I _D	34	Α
Current R _{θJC} (Note 1)		T _C = 85°C	1	24.4	
Power Dissipation $R_{\theta JC}$ (Note 1)		T _C = 25°C	P _D	20	W
Pulsed Drain Current	T _A = 25°0	C, t _p = 10 μs	I_{DM}	102	Α
Operating Junction and S	T _J , T _{stg}	-55 to +150	°C		
Source Current (Body Did	I _S	20	Α		
Drain to Source dV/dt	dV/dt	6.0	V/ns		
Single Pulse Drain-to-So $(T_J = 25^{\circ}C, V_{DD} = 50 \text{ V}, V_{L} = 23 \text{ A}_{pk}, L = 0.1 \text{ mH}, F$	E _{AS}	26.5	mJ		
Lead Temperature for So (1/8" from case for 10 s)	T _L	260	°C		

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

1. Surface–mounted on FR4 board using 1 sq-in pad, 1 oz Cu.

- 2. Surface-mounted on FR4 board using the minimum recommended pad size.




ON Semiconductor®

http://onsemi.com

V _{(BR)DSS}	V _{(BR)DSS} R _{DS(on)} MAX	
30 V	9.0 mΩ @ 10 V	34 A
	13 mΩ @ 4.5 V	5 4 A


N-Channel MOSFET





(μ8FL)

CASE 511AB



4945 = Specific Device Code = Assembly Location Α = Year

WW = Work Week = Pb-Free Package

(Note: Microdot may be in either location)

ORDERING INFORMATION

Device	Package	Shipping [†]
NTTFS4945NTAG	WDFN8 (Pb-Free)	1500/Tape & Reel
NTTFS4945NTWG	WDFN8 (Pb-Free)	5000/Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

THERMAL RESISTANCE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Junction-to-Case (Drain)	$R_{ heta JC}$	6.3	°C/W
Junction-to-Ambient - Steady State (Note 3)	$R_{ heta JA}$	57.8	
Junction-to-Ambient - Steady State (Note 4)	$R_{ heta JA}$	141.2	
Junction–to–Ambient – (t \leq 10 s) (Note 3)	$R_{\theta JA}$	29.1	

ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise specified)

Parameter	Symbol	Test Cond	ition	Min	Тур	Max	Unit
OFF CHARACTERISTICS	•		•		•	*	•
Drain-to-Source Breakdown Voltage	V _{(BR)DSS}	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$		30			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V _{(BR)DSS} /T _J				15		mV/°C
Zero Gate Voltage Drain Current	I _{DSS}	V _{GS} = 0 V,	T _J = 25°C			1.0	μΑ
		$V_{DS} = 24 \text{ V}$	T _J = 125°C			10	1
Gate-to-Source Leakage Current	I _{GSS}	V _{DS} = 0 V, V _{GS}	; = ±20 V			±100	nA
ON CHARACTERISTICS (Note 5)							
Gate Threshold Voltage	V _{GS(TH)}	$V_{GS} = V_{DS}, I_D$	= 250 μΑ	1.2	1.7	2.2	V
Negative Threshold Temperature Coefficient	V _{GS(TH)} /T _J				4.0		mV/°C
Drain-to-Source On Resistance	R _{DS(on)}	$R_{DS(on)}$ $V_{GS} = 10 \text{ V}$	I _D = 20 A		6.4	9.0	mΩ
			I _D = 10 A		6.4		1
	V .5V	I _D = 20 A		9.5	13		
		$V_{GS} = 4.5 V$	I _D = 10 A		9.3		
Forward Transconductance	9FS	V _{DS} = 1.5 V, I _D = 15 A			28.5		S
CHARGES AND CAPACITANCES							
Input Capacitance	C _{iss}	V _{GS} = 0 V, f = 1.0 MHz, V _{DS} = 15 V			1194		pF
Output Capacitance	C _{oss}				470		
Reverse Transfer Capacitance	C _{rss}				11		
Total Gate Charge	Q _{G(TOT)}				7.7		nC
Threshold Gate Charge	Q _{G(TH)}		15.77.1		2.1		
Gate-to-Source Charge	Q _{GS}	$V_{GS} = 4.5 \text{ V}, V_{DS} = 1$	15 V, I _D = 20 A		4.0		
Gate-to-Drain Charge	Q_{GD}				1.1		
Total Gate Charge	Q _{G(TOT)}	V _{GS} = 10 V, V _{DS} = 15 V, I _D = 20 A			17.3		nC
SWITCHING CHARACTERISTICS (No	ote 6)						
Turn-On Delay Time	t _{d(on)}	V_{GS} = 4.5 V, V_{DS} = 15 V, I_{D} = 15 A, R_{G} = 3.0 Ω			10		ns
Rise Time	t _r				21		1
Turn-Off Delay Time	t _{d(off)}				16		1
Fall Time	t _f				2.0		

Surface-mounted on FR4 board using 1 sq-in pad, 1 oz Cu.
 Surface-mounted on FR4 board using the minimum recommended pad size (40 mm², 1 oz. Cu).


^{5.} Pulse Test: pulse width = 300 μs, duty cycle ≤ 2%.
6. Switching characteristics are independent of operating junction temperatures.

ELECTRICAL CHARACTERISTICS ($T_J = 25^{\circ}C$ unless otherwise specified)

Parameter	Symbol	Test Condition		Min	Тур	Max	Unit
SWITCHING CHARACTERISTIC	S (Note 6)						
Turn-On Delay Time	t _{d(on)}	V _{GS} = 10 V, V _{DS} = 15 V,			7.0		ns
Rise Time	t _r				19		
Turn-Off Delay Time	t _{d(off)}	$I_D = 15 \text{ A}, R_G =$			20		
Fall Time	t _f				2.0		
DRAIN-SOURCE DIODE CHARA	ACTERISTICS						
Forward Diode Voltage	V _{SD}	$V_{GS} = 0 V$, $T_J = 25^{\circ}C$			0.81	1.0	V
l Is	I _S = 20 A	T _J = 125°C		0.73			
Reverse Recovery Time	t _{RR}	$V_{GS} = 0 \text{ V, } d_{IS}/d_t = 100 \text{ A/}\mu\text{s,}$ $I_S = 20 \text{ A}$			28.5		ns
Charge Time	ta				15.2		
Discharge Time	t _b				13.3		
Reverse Recovery Charge	Q _{RR}				17.7		nC
PACKAGE PARASITIC VALUES							
Source Inductance	L _S				0.38		nΗ
Drain Inductance	L _D	T _A = 25°C			0.054		
Gate Inductance	L _G				1.3		
Gate Resistance	R _G				1.1	2.0	Ω

^{5.} Pulse Test: pulse width = 300 μs, duty cycle ≤ 2%.
6. Switching characteristics are independent of operating junction temperatures.

TYPICAL CHARACTERISTICS



T_J, JUNCTION TEMPERATURE (°C)
Figure 5. On–Resistance Variation with
Temperature

0.6

-50

-25

V_{DS}, DRAIN-TO-SOURCE VOLTAGE (V)

Figure 6. Drain-to-Source Leakage Current
vs. Voltage

TYPICAL CHARACTERISTICS




Figure 7. Capacitance Variation




Figure 8. Gate-to-Source and Drain-to-Source Voltage vs. Total Charge




Figure 9. Resistive Switching Time Variation vs. Gate Resistance




Figure 10. Diode Forward Voltage vs. Current




Figure 11. Maximum Rated Forward Biased Safe Operating Area




Figure 12. Maximum Avalanche Energy vs. Starting Junction Temperature

TYPICAL CHARACTERISTICS





Figure 13. Thermal Response





WDFN8 3.3x3.3, 0.65P CASE 511AB ISSUE D


DATE 23 APR 2012



NOTES:

- DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
 CONTROLLING DIMENSION: MILLIMETERS.
 DIMENSION D1 AND E1 DO NOT INCLUDE MOLD FLASH
 PROTRUSIONS OR GATE BURRS.

	MI	LLIMETE	RS		INCHES	
DIM	MIN	NOM	MAX	MIN	NOM	MAX
Α	0.70	0.75	0.80	0.028	0.030	0.031
A1	0.00		0.05	0.000		0.002
b	0.23	0.30	0.40	0.009	0.012	0.016
С	0.15	0.20	0.25	0.006	0.008	0.010
D		3.30 BSC		0	.130 BSC)
D1	2.95	3.05	3.15	0.116	0.120	0.124
D2	1.98	2.11	2.24	0.078	0.083	0.088
E		3.30 BSC			.130 BSC)
E1	2.95	3.05	3.15	0.116	0.120	0.124
E2	1.47	1.60	1.73	0.058	0.063	0.068
E3	0.23	0.30	0.40	0.009	0.012	0.016
е	0.65 BSC			(0.026 BS0	2
G	0.30	0.41	0.51	0.012	0.016	0.020
K	0.65	0.80	0.95	0.026	0.032	0.037
L	0.30	0.43	0.56	0.012	0.017	0.022
L1	0.06	0.13	0.20	0.002	0.005	0.008
М	1.40	1.50	1.60	0.055	0.059	0.063
θ	0 °		12 °	0 °		12 °




GENERIC MARKING DIAGRAM*



XXXXX = Specific Device Code = Assembly Location

= Year WW = Work Week = Pb-Free Package



DIMENSION: MILLIMETERS

*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

DOCUMENT NUMBER:	98AON30561E	Electronic versions are uncontrolled except when accessed directly from the Document Repo Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	WDFN8 3.3X3.3, 0.65P		PAGE 1 OF 1		

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. **onsemi** does not convey any license under its patent rights nor the rights of others.

^{*}This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "■", may or may not be present. Some products may not follow the Generic Marking.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales