# LC79431KNE

# CMOS LSI Dot-Matrix LCD Drivers



#### Overview

The LC79431KNE is a large-scale dot matrix LCD common driver LSI. The LC79431KNE contains an 80-bit bidirectional shift register and is equipped with a 4-level LCD driver. The input/output pins for cascade connection can be used to further increase the IC's number of bits. The LC79431KNE can be used in conjunction with segment driver LC79401KNE (QIP100E) to drive a wide-screen LCD panel.

#### Features

- On-chip LCD drive circuit (80 bits)
- Display duty selection ranging from 1/64 to 1/256
- On-chip input/output pins support a further increases in bit number
- Supports externally supplied bias voltage
- Operating power supply voltage/operating temperature include V<sub>DD</sub> (Logic section) : 2.7 to 5.5V/-20 to +85°C V<sub>DD</sub>-V<sub>EE</sub> (LCD section) : 12 to 32V/-20 to +85°C
- CMOS process
- 100-pin flat plastic package (QIP100E)

#### **Specifications**

#### Absolute Maximum Ratings at $Ta = 25 \pm 2^{\circ}C$ , $V_{SS} = 0V$

Parameter	Symbol	Conditions	Ratings	unit
Maximum supply voltage (Logic)	V <sub>DD</sub> max		-0.3 to +7.0	V
Maximum supply voltage (LCD)	V <sub>DD</sub> -V <sub>EE</sub> max	*1	0 to 35	V
Maximum input voltage	V <sub>I</sub> max		-0.3 to V <sub>DD</sub> +0.3	V
Storage temperature	Tstg		-40 to +125	°C

Note \*1 The following relations between elements should be maintained: VDD>V1>V2>V5>VEE, VDD-V2≤7V, V5-VEE≤7V

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

Allowable Operating Ranges at Ta = -20 to $+85^{\circ}$ C, V <sub>SS</sub> = 0V							
Parameter	Symbol	Conditions	min				
Supply voltage (Logic)	V <sub>DD</sub>		2.				

Parameter	Symbol	Conditions	min	typ	max	unit
Supply voltage (Logic)	V <sub>DD</sub>		2.7		5.5	V
Supply voltage (LCD)	V <sub>DD</sub> -V <sub>EE</sub>	*2, 3	12		32	V
Input high level voltage	VIH	DIO1, DIO80, CP, M, RS/LS, DISPOFF	0.8V <sub>DD</sub>			V
Input low level voltage VIL		DIO1, DIO80, CP, M, RS/LS, DISPOFF			0.2V <sub>DD</sub>	V
CP Shift clock	fCP	СР			1	MHz
CP pulse width	tWC	СР	63			ns
Setup time	<sup>t</sup> SETUP	$DIO1\toCP,DIO80\toCP$	100			ns
Hold time	<sup>t</sup> HOLD	$DIO1 \to CP,  DIO80 \to CP$	100			ns
CP rise time	<sup>t</sup> R	СР			50	ns
CP fall time	tF	СР			50	ns

Note \*2 The following relations between elements should be maintained: VDD>V1>V2>V5>VEE, VDD-V2≤7V, V5-VEE≤7V

\*3 When the power supply is turned on, power to the LCD driver is turned on after or simultaneously with the turning on of the logic section's power supply. When the power supply is turned off, the logic power supply is turned off after or at the same time the LCD driver power supply is turned off.

Parameter	Symbol	Conditions	min	typ	max	unit
Input high level current	Чн	V <sub>IN</sub> =V <sub>DD</sub> , V <sub>DD</sub> =5.5V, DIO1, DIO80, CP, M, RS/LS, DISPOFF			1	μA
Input low level current	۱ <sub>IL</sub>	V <sub>IN</sub> =V <sub>SS</sub> , V <sub>DD</sub> =5.5V, DIO1, DIO80, CP, M, RS/LS, DISPOFF	-1			μA
Output high level voltage	VOH	I <sub>OH</sub> =-0.4mA, DIO1, DIO80	V <sub>DD</sub> -0.4			V
Output low level voltage	V <sub>OL</sub>	I <sub>OL</sub> =0.4mA, DIO1, DIO80			0.4	V
Driver on resistance	R <sub>ON</sub> (1)	V <sub>DD</sub> -V <sub>EE</sub> =30V,  V <sub>DE</sub> -V <sub>O</sub>  =0.5V V <sub>DD</sub> =4.5V, O1 to O80 *4			1.0	kΩ
	R <sub>ON</sub> (2)	V <sub>DD</sub> -V <sub>EE</sub> =20V,  V <sub>DE</sub> -V <sub>O</sub>  =0.5V V <sub>DD</sub> =4.5V, O1 to O80 *4			1.0	kΩ
Consumable current drain (1)	ISS	V <sub>DD</sub> -V <sub>EE</sub> =30V, CP=14kHz no-load, V <sub>DD</sub> =5.5V ; V <sub>SS</sub>			100	μΑ
Consumable current drain (2)	IEE	V <sub>DD</sub> -V <sub>EE</sub> =30V, CP=14kHz no-load, V <sub>DD</sub> =5.5V ; V <sub>EE</sub>			100	μΑ
Input capacitance	CI	f=1MHz ; CP		6		pF

#### Electrical Characteristics at Ta = $25\pm2^{\circ}$ C, V<sub>DD</sub> = 2.7 to 5.5V

Note \*4  $V_{DE} = V1$  or V2 or V5 or  $V_{EE}$ ,  $V1 = V_{DD}$ , V2 = 16/17 ( $V_{DD}-V_{EE}$ ), V5 = 1/17 ( $V_{DD}-V_{EE}$ )

#### Switching Characteristics at $Ta = 25 \pm 2^{\circ}C$ , $V_{SS} = 0V$ , $V_{DD} = 2.7$ to 5.5V

Parameter	Symbol	Conditions	min	typ	max	unit
Output delay time	<sup>t</sup> PLH	CL=15pF ; CP $\rightarrow$ DIO1, CP $\rightarrow$ DIO80			250	ns
	t <sub>PHL</sub>	$CL=15pF \text{ ; } CP \to DIO1,  CP \to DIO80$			250	ns

#### Package Dimensions

unit:mm (typ) 3151A



#### **Pin Assignment**



Top view

# Equivalent Circuit Block Diagram



## LC79431KNE

Pin Fun	ction									
Pin No	Symbol	I/O			Function					
90	V <sub>DD</sub>									
92	V <sub>SS</sub>	Supply		/ <sub>DD</sub> -V <sub>SS</sub> : Logic power supply						
84	V <sub>EE</sub>		V <sub>DD</sub> -V <sub>EE</sub> : LCD drive c	D-VEE : LCD drive circuit power supply						
87	V1		I CD drive level power s	.CD drive level power supply						
86	V2	Supply		/1, VEE : Selected level						
85	V5		V2, V5 : Unselected lev							
96	СР	I	Bidirectional shift registe	er shift clock (falling ed	ge trigger)					
98	DIO1	I/O		Data Transfor D	irection	DIO1	DIOM			
82	DIO80	I/O	RS/LS	Data Transfer D		DIO1	DIO80			
			L (Shift right)	01 → 08		IN	OUT			
91	RS/LS	I	H (Shift left)	O80 → 0	1	OUT	IN			
94	М	I	LCD drive output alternation signal							
89	DISPOFF	I	O1 to O80 output controlling input pins.							
1	01		LCD drive outputs The output levels are de The M signal, and the $\overline{D}$							
			M	Data	DISPOF	Ē	Output			
			L	L		V2				
		0	L	Н	Н		V <sub>EE</sub>			
			Н	L	Н		V5			
			Н	Н	Н		V1			
			*	*	L		V1			
			* Don't care (May be se	t to either "H" or "L")						
80	O80									
81										
83										
88										
93	NC	c -	Must be left open.							
95										
97										
99	•									
100										

## LC79431KNE

### Application Example (LC79401KNE/LC79431KNE)



#### **Switching Characteristics Diagram**



ON Semiconductor and the ON logo are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typical" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indeminify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equa