

# 3 V, LVDS, Quad CMOS Differential Line Receiver

# ADN4666

#### **FEATURES**

±8 kV ESD IEC 61000-4-2 contact discharge on receiver input pins 400 Mbps (200 MHz) switching rates 100 ps channel-to-channel skew (typical) 100 ps differential skew (typical) 3.3 ns propagation delay (maximum) 3.3 V power supply High impedance outputs on power-down Low power design (10 mW quiescent typical) Interoperable with existing 5 V LVDS drivers Accepts small swing (350 mV typical) differential input signal levels Supports open, short, and terminated input fail-safe Conforms to TIA/EIA-644 LVDS standard Industrial operating temperature range of -40°C to +85°C Available in surface-mount SOIC package and low profile **TSSOP** package

#### **APPLICATIONS**

Point-to-point data transmission Multidrop buses Clock distribution networks Backplane receivers

#### **GENERAL DESCRIPTION**

The ADN4666 is a quad-channel, CMOS low voltage differential signaling (LVDS) line receiver offering data rates of over 400 Mbps (200 MHz) and ultralow power consumption.

The device accepts low voltage (350 mV typical) differential input signals and converts them to a single-ended, 3 V TTL/CMOS logic level.

The ADN4666 also offers active high and active low enable/disable inputs (EN and  $\overline{EN}$ ) that control all four receivers. These inputs

#### FUNCTIONAL BLOCK DIAGRAM



disable the receivers and switch the outputs to a high impedance state. Consequently, the outputs of one or more ADN4666 devices can be multiplexed together to reduce the quiescent power consumption to 10 mW typical.

The ADN4666 and its companion driver, the ADN4665, offer a new solution to high speed, point-to-point data transmission and offer a low power alternative to emitter-coupled logic (ECL) or positive emitter-coupled logic (PECL).

Rev. 0

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

# **TABLE OF CONTENTS**

Features	1
Applications	1
Functional Block Diagram	1
General Description	1
Revision History	. 2
Specifications	3
Timing Specifications	4
Absolute Maximum Ratings	6

ESD Caution	6
Pin Configuration and Function Descriptions	7
Typical Performance Characteristics	8
Theory of Operation	9
Enable Inputs	9
Applications Information	9
Outline Dimensions	10
Ordering Guide	

#### **REVISION HISTORY**

6/09—Revision 0: Initial Version

### **SPECIFICATIONS**

 $V_{CC}$  = 3.0 V to 3.6 V,  $C_L$  = 15 pF to GND, all specifications  $T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted.<sup>1, 2</sup>

#### Table 1.

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions/Comments
LVDS INPUTS (R <sub>INx+</sub> , R <sub>INx-</sub> )						
Differential Input High Threshold at $R_{INx+},R_{INx-}{}^3$	V <sub>TH</sub>		20	100	mV	$V_{CM} = 1.2 \text{ V}, 0.05 \text{ V}, 2.95 \text{ V}$
Differential Input Low Threshold at $R_{INx+}$ , $R_{INx-3}$	VTL	-100	-20		mV	V <sub>CM</sub> = 1.2 V, 0.05 V, 2.95 V
Common-Mode Voltage Range at $R_{INx+}$ , $R_{INx-}^4$	VCMR	0.1		2.3	V	V <sub>ID</sub> = 200 mV p-p
Input Current at R <sub>INx+</sub> , R <sub>INx-</sub>	lin	-10	±5	+10	μA	$V_{IN} = 2.8 V$ , $V_{CC} = 3.6 V$ or $0 V$
		-10	±1	+10	μΑ	$V_{\text{IN}}$ = 0 V, $V_{\text{CC}}$ = 3.6 V or 0 V
		-20	±1	+20	μΑ	$V_{IN} = 3.6 V, V_{CC} = 0 V$
Input High Voltage	VIH	2.0		$V_{cc}$	V	
Input Low Voltage	VIL	GND		0.8	V	
Input Current	I <sub>IN</sub>	-10	±1	+10	μΑ	$V_{IN} = 0$ V or $V_{CC}$ , other input = $V_{CC}$ or GND
Input Clamp Voltage	Vcl	-1.5	-0.8		V	$I_{CL} = -18 \text{ mA}$
OUTPUTS (Routx)						
Output High Voltage	Vон	2.7	3.0		V	$I_{OH} = -0.4 \text{ mA}, V_{ID} = 200 \text{ mV}$
		2.7	3.0		V	$I_{OH} = -0.4$ mA, input terminated
		2.7	3.0		V	$I_{OH} = -0.4$ mA, input shorted
Output Low Voltage	Vol		0.1	0.25	V	$I_{OL} = 2 \text{ mA}, V_{ID} = -200 \text{ mV}$
Output Short-Circuit Current⁵	los	-15	-48	-120	mA	Outputs enabled, $V_{OUT} = 0 V$
Output Off State Current	loz	-10	±1	+10	μΑ	Outputs disabled, $V_{OUT} = 0 V$ or $V_{CC}$
POWER SUPPLY						
No Load Supply, Current Receivers Enabled	lcc		10	15	mA	EN and $\overline{EN} = V_{CC}$ or GND, inputs open
No Load Supply, Current Receivers Disabled	lccz		3	5	mA	$EN = GND$ and $\overline{EN} = V_{CC}$ , inputs open
ESD PROTECTION						
R <sub>INx+</sub> , R <sub>INx-</sub> Pins			±8		kV	IEC 61000-4-2 contact discharge
			±15		kV	Human body model
All Pins Except R <sub>INx+</sub> , R <sub>INx-</sub>			±4		kV	Human body model

<sup>1</sup> Current into device pins is defined as positive. Current out of device pins is defined as negative. All voltages are referenced to ground, unless otherwise specified. <sup>2</sup> All typical values are given for  $V_{cc}$  = 3.3 V and  $T_A$  = 25°C.

<sup>3</sup> V<sub>cc</sub> is always higher than the R<sub>INx+</sub> and R<sub>INx-</sub> voltage. R<sub>INx-</sub> and R<sub>INx+</sub> have a voltage range of -0.2 V to V<sub>cc</sub> - V<sub>ID</sub>/2. However, to be compliant with ac specifications, the common-mode voltage range is 0.1 V to 2.3 V.

<sup>4</sup> V<sub>CMR</sub> is reduced for larger input differential voltage (V<sub>ID</sub>). For example, if V<sub>ID</sub> is 400 mV, V<sub>CMR</sub> is 0.2 V to 2.2 V. The fail-safe condition with inputs shorted is not supported over the common-mode range of 0 V to 2.4 V, but is supported only with inputs shorted and no external common-mode voltage applied. V<sub>ID</sub> up to V<sub>CC</sub> – 0 V can be applied to the R<sub>INK+</sub>/R<sub>INK-</sub> inputs with the common-mode voltage set to V<sub>CC</sub>/2. Propagation delay and differential pulse skew decrease when V<sub>ID</sub> is increased from 200 mV to 400 mV. Skew specifications apply for 200 mV ≤ V<sub>ID</sub> ≤ 800 mV over the common-mode range.

<sup>5</sup> Output short-circuit current (los) is specified as magnitude only; a minus sign indicates direction only. Note that only one output should be shorted at a time; do not exceed the maximum junction temperature specification (150°C).

#### TIMING SPECIFICATIONS

 $V_{CC}$  = 3.0 V to 3.6 V,  $C_L$  = 15 pF to GND, all specifications  $T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted.<sup>1</sup>

#### Table 2.

Parameter <sup>2</sup>	Symbol	Min	Тур³	Max	Unit	Test Conditions/Comments <sup>4, 5</sup>
AC CHARACTERISTICS						
Differential Propagation Delay, High to Low	t <sub>PHLD</sub>	1.8		3.3	ns	$C_L = 15 \text{ pF}$ , $V_{ID} = 300 \text{ mV}$ (see Figure 2 and Figure 3)
Differential Propagation Delay, Low to High	<b>t</b> PLHD	1.8		3.3	ns	$C_L = 15 \text{ pF}$ , $V_{ID} = 300 \text{ mV}$ (see Figure 2 and Figure 3)
Differential Pulse Skew <sup>6</sup>  t <sub>PHLD</sub> – t <sub>PLHD</sub>	t <sub>skD1</sub>	0	0.1	0.35	ns	$C_L = 15 \text{ pF}$ , $V_{ID} = 300 \text{ mV}$ (see Figure 2 and Figure 3)
Differential Channel-to-Channel Skew (Same Device) <sup>7</sup>	t <sub>skD2</sub>	0	0.1	0.5	ns	$C_L$ = 15 pF, $V_{\rm ID}$ = 300 mV (see Figure 2 and Figure 3)
Differential Part-to-Part Skew <sup>8</sup>	t <sub>skD3</sub>			1.0	ns	$C_L = 15 \text{ pF}, V_{ID} = 300 \text{ mV}$ (see Figure 2 and Figure 3)
Differential Part-to-Part Skew <sup>9</sup>	t <sub>SKD4</sub>			1.5	ns	$C_L = 15 \text{ pF}, V_{ID} = 300 \text{ mV}$ (see Figure 2 and Figure 3)
Rise Time	t <sub>TLH</sub>		0.35	1.2	ns	$C_L = 15 \text{ pF}$ , $V_{ID} = 300 \text{ mV}$ (see Figure 2 and Figure 3)
Fall Time	t <sub>THL</sub>		0.35	1.2	ns	$C_L = 15 \text{ pF}, V_{ID} = 300 \text{ mV}$ (see Figure 2 and Figure 3)
Disable Time, High to Z	t <sub>PHZ</sub>		8	12	ns	$R_L = 2 k\Omega$ , $C_L = 15 pF$ (see Figure 4 and Figure 5)
Disable Time, Low to Z	<b>t</b> <sub>PLZ</sub>		8	12	ns	$R_L = 2 k\Omega$ , $C_L = 15 pF$ (see Figure 4 and Figure 5)
Enable Time, Z to High	t <sub>PZH</sub>		11	17	ns	$R_L = 2 k\Omega$ , $C_L = 15 pF$ (see Figure 4 and Figure 5)
Enable Time, Z to Low	t <sub>PZL</sub>		11	17	ns	$R_L = 2 \text{ k}\Omega$ , $C_L = 15 \text{ pF}$ (see Figure 4 and Figure 5)
Maximum Operating Frequency <sup>10</sup>	f <sub>MAX</sub>	200	250		MHz	All channels switching

<sup>1</sup> Generator waveform for all tests, unless otherwise specified: f = 1 MHz,  $Z_0 = 50 \Omega$ ,  $t_{TLH}$  and  $t_{THL}$  (0% to 100%)  $\leq 3 \text{ ns for } R_{INkr+}/R_{INkr-}$ 

<sup>2</sup> AC parameters are guaranteed by design and characterization.

<sup>3</sup> All typical values are given for  $V_{CC} = 3.3$  V and  $T_A = 25$ °C.

<sup>4</sup> Current into device pins is defined as positive. Current out of device pins is defined as negative. All voltages are referenced to ground, unless otherwise specified. <sup>5</sup> C<sub>L</sub> includes load and jig capacitance.

<sup>6</sup> t<sub>SKD1</sub> is the magnitude difference in the differential propagation delay time between the positive-going edge and the negative-going edge of the same channel.
<sup>7</sup> Channel-to-channel skew, t<sub>SKD2</sub>, is defined as the difference between the propagation delay of one channel and that of the others on the same chip with any event on the inputs.

<sup>8</sup> t<sub>SKD3</sub> part-to-part skew is the differential channel-to-channel skew of any event between devices. The t<sub>SKD3</sub> specification applies to devices at the same V<sub>CC</sub> and within 5°C of each other within the operating temperature range.

<sup>9</sup> t<sub>SKD4</sub> part-to-part skew is the differential channel-to-channel skew of any event between devices. The t<sub>SKD4</sub> specification applies to devices over the recommended operating temperature and voltage ranges and across process distribution. t<sub>SKD4</sub> is defined as |maximum – minimum| differential propagation delay.

<sup>10</sup> f<sub>MAX</sub> generator input conditions: f = 200 MHz, t<sub>TLH</sub> = t<sub>THL</sub> < 1 ns (0% to 100%), 50% duty cycle, differential (1.05 V to 1.35 V p-p). f<sub>MAX</sub> generator output criteria: 60%/40% duty cycle, V<sub>oL</sub> (maximum = 0.4 V), V<sub>oH</sub> (minimum = 2.7 V), and load = 15 pF (stray plus probes).

#### Test Circuits and Timing Diagrams



Figure 2. Test Circuit for Receiver Propagation Delay and Transition Time









Figure 4. Test Circuit for Receiver Enable/Disable Delay

08097-004



### **ABSOLUTE MAXIMUM RATINGS**

 $T_A = 25^{\circ}C$ , unless otherwise noted.

#### Table 3.

Parameter	Rating
V <sub>cc</sub> to GND	–0.3 V to +4 V
Input Voltage (R <sub>INx+</sub> , R <sub>INx-</sub> ) to GND	$-0.3$ V to V $_{\text{CC}}$ + 0.3 V
Enable Input Voltage (EN, EN) to GND	$-0.3$ V to V_{CC} + 0.3 V
Output Voltage (Routx) to GND	$-0.3$ V to V $_{\text{CC}}$ + 0.3 V
Industrial Operating Temperature Range	-40°C to +85°C
Storage Temperature Range	–65°C to +150°C
Maximum Junction Temperature (T <sub>J MAX</sub> )	150°C
θ <sub>JA</sub> Thermal Impedance	150.4°C/W
Power Dissipation	$(T_{JMAX} - T_A)/\theta_{JA}$
Reflow Soldering Peak Temperature, Pb-Free	260°C ± 5°C

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **ESD CAUTION**



**ESD** (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

# **PIN CONFIGURATION AND FUNCTION DESCRIPTIONS**



#### **Table 4. Pin Function Descriptions**

Pin No.	Mnemonic	Description
1	R <sub>IN1-</sub>	Receiver Channel 1 Inverting Input. When this input is more negative than R <sub>IN1+</sub> , R <sub>OUT1</sub> is high. When this input is more positive than R <sub>IN1+</sub> , R <sub>OUT1</sub> is low.
2	R <sub>IN1+</sub>	Receiver Channel 1 Noninverting Input. When this input is more positive than R <sub>IN1-</sub> , R <sub>OUT1</sub> is high. When this input is more negative than R <sub>IN1-</sub> , R <sub>OUT1</sub> is low.
3	Rout1	Receiver Channel 1 Output (3 V TTL/CMOS). If the differential input voltage between R <sub>IN1+</sub> and R <sub>IN1-</sub> is positive, this output is high. If the differential input voltage is negative, this output is low.
4	EN	Active High Enable and Power-Down Input (3 V TTL/CMOS). When EN is low and $\overline{EN}$ is high, the receiver outputs are disabled and are in a high impedance state. When EN is high and $\overline{EN}$ is low or when EN is low and $\overline{EN}$ is low, the receiver outputs are enabled. When EN is high and $\overline{EN}$ is high, the receiver outputs are enabled.
5	Rout2	Receiver Channel 2 Output (3 V TTL/CMOS). If the differential input voltage between R <sub>IN2+</sub> and R <sub>IN2-</sub> is positive, this output is high. If the differential input voltage is negative, this output is low.
6	R <sub>IN2+</sub>	Receiver Channel 2 Noninverting Input. When this input is more positive than R <sub>IN2-</sub> , R <sub>OUT2</sub> is high. When this input is more negative than R <sub>IN2-</sub> , R <sub>OUT2</sub> is low.
7	R <sub>IN2-</sub>	Receiver Channel 2 Inverting Input. When this input is more negative than R <sub>IN2+</sub> , R <sub>OUT2</sub> is high. When this input is more positive than R <sub>IN2+</sub> , R <sub>OUT2</sub> is low.
8	GND	Ground Reference Point for All Circuitry on the Part.
9	R <sub>IN3-</sub>	Receiver Channel 3 Inverting Input. When this input is more negative than R <sub>IN3+</sub> , R <sub>OUT3</sub> is high. When this input is more positive than R <sub>IN3+</sub> , R <sub>OUT3</sub> is low.
10	R <sub>IN3+</sub>	Receiver Channel 3 Noninverting Input. When this input is more positive than R <sub>IN3-</sub> , R <sub>OUT3</sub> is high. When this input is more negative than R <sub>IN3-</sub> , R <sub>OUT3</sub> is low.
11	R <sub>OUT3</sub>	Receiver Channel 3 Output (3 V TTL/CMOS). If the differential input voltage between R <sub>IN3+</sub> and R <sub>IN3-</sub> is positive, this output is high. If the differential input voltage is negative, this output is low.
12	ĒN	Active Low Enable and Power-Down Input with Pull-Down (3 V TTL/CMOS). ). When EN is low and $\overline{EN}$ is high, the receiver outputs are disabled and are in a high impedance state. When EN is high and $\overline{EN}$ is low or when EN is low and $\overline{EN}$ is low, the receiver outputs are enabled. When EN is high and $\overline{EN}$ is high, the receiver outputs are enabled.
13	Rout4	Receiver Channel 4 Output (3 V TTL/CMOS). If the differential input voltage between R <sub>IN4+</sub> and R <sub>IN4-</sub> is positive, this output is high. If the differential input voltage is negative, this output is low.
14	R <sub>IN4+</sub>	Receiver Channel 4 Noninverting Input. When this input is more positive than RIN4-, ROUT4 is high. When this input is more negative than RIN4-, ROUT4 is low.
15	R <sub>IN4-</sub>	Receiver Channel 4 Inverting Input. When this input is more negative than R <sub>IN4+</sub> , R <sub>OUT4</sub> is high. When this input is more positive than R <sub>IN4+</sub> , R <sub>OUT4</sub> is low.
16	Vcc	Power Supply Input. The ADN4666 can be operated from 3.0 V to 3.6 V.

### **TYPICAL PERFORMANCE CHARACTERISTICS**



Figure 7. Power Supply Current vs. Frequency



Figure 8. Differential Propagation Delay (tPLHD) vs. Common-Mode Voltage, 25°C



Figure 9. Differential Propagation Delay (tPHLD) vs. Common-Mode Voltage, 25°C





Figure 11. Typical Common-Mode Range Variation with Respect to the Amplitude of the Differential Input

### **THEORY OF OPERATION**

The ADN4666 is a quad-channel line receiver for low voltage differential signaling (LVDS). It takes a differential input signal of 350 mV typical and converts it into a single-ended, 3 V TTL/ CMOS logic signal.

A differential current input signal, received via a transmission medium such as a twisted pair cable, develops a voltage across a termination resistor,  $R_T$ . This resistor is chosen to match the characteristic impedance of the medium, typically around 100  $\Omega$ . The differential voltage is detected by the receiver and converted back into a single-ended logic signal.

When the noninverting receiver input,  $R_{INx+}$ , is positive with respect to the inverting input,  $R_{INx-}$  (that is, when current flows through  $R_T$  from  $R_{INx+}$  to  $R_{INx-}$ ),  $R_{OUTx}$  is high. When the noninverting receiver input,  $R_{INx+}$ , is negative with respect to the inverting input,  $R_{INx+}$  (that is, when current flows through  $R_T$  from  $R_{INx-}$ to  $R_{INx+}$ ),  $R_{OUTx}$  is low.

Using the ADN4665 as a driver, the received differential current is between  $\pm 2.5$  mA and  $\pm 4.5$  mA ( $\pm 3.5$  mA typical), developing between  $\pm 250$  mV and  $\pm 450$  mV across a 100  $\Omega$  termination resistor. The received voltage is centered around the receiver offset of 1.2 V. Therefore, the noninverting receiver input is typically 1.375 V (that is, 1.2 V + [350 mV/2]) and the inverting receiver input is 1.025 V (that is, 1.2 V – [350 mV/2]) for a Logic 1. For a Logic 0, the inverting and noninverting input voltages are reversed. Note that because the differential voltage reverses polarity, the peak-to-peak voltage swing across R<sub>T</sub> is twice the differential voltage.

Current-mode drivers offer considerable advantages over voltagemode drivers, such as the RS-422 drivers. The operating current remains fairly constant with increased switching frequency, whereas the operating current of voltage-mode drivers increases exponentially in most cases. This increase is caused by the overlap as internal gates switch between high and low, causing currents to flow from  $V_{CC}$  to ground. A current-mode device reverses a constant current between its two outputs, with no significant overlap currents. This is similar to emitter-coupled logic (ECL) and positive emittercoupled logic (PECL), but without the high quiescent current of ECL and PECL.

#### **ENABLE INPUTS**

The ADN4666 has active high and active low enable inputs that put all the logic outputs into a high impedance state when disabled, reducing device current consumption from 10 mA typical to 3 mA typical. See Table 5 for a truth table of the enable inputs.

Table 5. Enable Inputs Truth Table
------------------------------------

Pin	Logic Level			
EN	EN	R <sub>INx+</sub>	R <sub>INx-</sub>	Routx
Low	High	X <sup>1</sup>	X <sup>1</sup>	High-Z
Low	Low	1.025 V	1.375 V	0
Low	Low	1.375 V	1.025 V	1
High	Low	1.025 V	1.375 V	0
High	Low	1.375 V	1.025 V	1

 $^{1}$  X = don't care.

#### **APPLICATIONS INFORMATION**

Figure 12 shows a typical application for point-to-point data transmission using the ADN4665 as the driver and the ADN4666 as the receiver.



Figure 12. Typical Application Circuit

### **OUTLINE DIMENSIONS**



**ORDERING GUIDE** 

Model	Temperature Range	Package Description	Package Option
ADN4666ARZ <sup>1</sup>	-40°C to +85°C	16-Lead Thin Standard Small Outline Package [SOIC_N]	R-16
ADN4666ARZ-REEL71	-40°C to +85°C	16-Lead Thin Standard Small Outline Package [SOIC_N]	R-16
ADN4666ARUZ <sup>1</sup>	-40°C to +85°C	16-Lead Thin Shrink Small Outline Package [TSSOP]	RU-16
ADN4666ARUZ-REEL71	-40°C to +85°C	16-Lead Thin Shrink Small Outline Package [TSSOP]	RU-16

 $^{1}$  Z = RoHS Compliant Part.

# NOTES

### NOTES

©2009 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D08097-0-6/09(0)



www.analog.com

Rev. 0 | Page 12 of 12