



# 8-Channel HV Analog Switch with Built-in Bleeder Resistors


#### **Features**

- Processed with BCDMOS on SOI (Silicon on Insulator)
- Flexible High Voltage Supplies up to V<sub>PP</sub>-V<sub>NN</sub>=200V
- Internal Output Bleeder Resistors
- DC to 10MHz Analog Signal Frequency
- -60dB Minimum Output-Off Isolation at 5MHz
- Low Quiescent Power Dissipation (< 1μA Typical)</li>
- Output Switch On-Resistance Typically 20Ω
- TTL I/Os for 3.3V Interface
- Surface Mount Package

## **Applications**

- Ultrasound Imaging
- Printers
- Industrial Controls and Measurement
- Piezoelectric Transducer Drivers

Figure 1. Block Diagram



## **Description**

The CPC7232 is a low charge injection 8-channel high-voltage analog switch integrated circuit (IC) for use in applications requiring high voltage switching. Bleeder resistors are incorporated into both terminals of each output switch. Control of the high voltage switching is via low voltage TTL logic level compatible inputs for direct connectivity to the system controller.

Switch manipulation is managed by an 8-bit serial to parallel shift register whose outputs are buffered and stored by an 8-bit transparent latch. Level shifters buffer the latch outputs and operate the high voltage switches.

Because the CPC7232 is capable of switching high load voltages and has a flexible load voltage range, e.g. V<sub>PP</sub>/V<sub>NN</sub>: +40V/160V or +100V/100V, it is well suited for many medical and industrial applications such as medical ultrasound imaging, printers, and industrial measurement equipment. The bleeder resistors enable the discharge of capacitive loads, such as piezoelectric transducers, connected to the output switches of the CPC7232.

Construction of the high voltage switches using IXYS Integrated Circuits' reliable BCDMOS process technology on SOI (Silicon On Insulator) allow the switches to be organized as solid state switches with direct gate drive.

## **Ordering Information**

Part Number	Description
CPC7232K	48-Lead LQFP in Trays (250/Tray)
CPC7232KTR	48-Lead LQFP Tape & Reel (2000/Reel)










1.	l. Specifications	3
	1.1 Package Pinout	3
	1.2 Pin Description	3
	1.3 Absolute Maximum Ratings	4
	1.4 Operating Conditions	4
	1.5 Electrical Characteristics	5
2.	2. Functional Description	8
	2.1 Truth Table	9
	2.2 Logic Timing Waveforms	10
3.	3. Manufacturing Information	11
	3.1 Moisture Sensitivity	11
	3.2 ESD Sensitivity	11
	3.3 Soldering Profile	11
	3.4 Board Wash	11
	3.5 Mechanical Dimensions	12
	3.5.1 CPC7232K 48-Pin LQFP Package	12
	3.6 Tape and Reel Specifications	12
	3.6.1 CPC7232KTR LQFP-48 Tape & Reel	12



# 1. Specifications

# 1.1 Package Pinout



# 1.2 Pin Description

1         SW5         SW5 Output           2         N/C         No connection           3         SW4         SW4 Output           4         N/C         No connection           5         SW4         SW4 Output           6         N/C         No connection           7         N/C         No connection           8         SW3         SW3 Output           9         N/C         No connection           10         SW3         SW3 Output           11         N/C         No connection           12         SW2         SW2 Output           13         N/C         No connection           14         SW2         SW2 Output           15         N/C         No connection           16         SW1         SW1 Output           17         N/C         No connection           18         SW1         SW1 Output           19         N/C         No connection           20         SW0         SW0 Output           21         N/C         No connection           22         SW0         SW0 Output           23         N/C         No connection	Pin	Name	Description
2         N/C         No connection           3         SW4         SW4 Output           4         N/C         No connection           5         SW4         SW4 Output           6         N/C         No connection           7         N/C         No connection           8         SW3         SW3 Output           9         N/C         No connection           10         SW3         SW3 Output           11         N/C         No connection           12         SW2         SW2 Output           13         N/C         No connection           14         SW2         SW2 Output           15         N/C         No connection           16         SW1         SW1 Output           17         N/C         No connection           18         SW1         SW1 Output           19         N/C         No connection           20         SW0         SW0 Output           21         N/C         No connection           22         SW0         SW0 Output           23         N/C         No connection           24         V <sub>PP</sub> Switch positive	1		-
3         SW4         SW4 Output           4         N/C         No connection           5         SW4         SW4 Output           6         N/C         No connection           7         N/C         No connection           8         SW3         SW3 Output           9         N/C         No connection           10         SW3         SW3 Output           11         N/C         No connection           12         SW2         SW2 Output           13         N/C         No connection           14         SW2         SW2 Output           15         N/C         No connection           16         SW1         SW1 Output           17         N/C         No connection           18         SW1         SW1 Output           19         N/C         No connection           20         SW0         SW0 Output           21         N/C         No connection           22         SW0         SW0 Output           23         N/C         No connection           24         Vpp         Switch negative high voltage supply           25         V <sub>N</sub> N	1 -		
4         N/C         No connection           5         SW4         SW4 Output           6         N/C         No connection           7         N/C         No connection           8         SW3         SW3 Output           9         N/C         No connection           10         SW3         SW3 Output           11         N/C         No connection           12         SW2         SW2 Output           13         N/C         No connection           14         SW2         SW2 Output           15         N/C         No connection           16         SW1         SW1 Output           17         N/C         No connection           18         SW1         SW1 Output           19         N/C         No connection           20         SW0         SW0 Output           21         N/C         No connection           22         SW0         SW0 Output           23         N/C         No connection           24         V <sub>PP</sub> Switch positive high voltage supply           25         V <sub>NN</sub> Switch negative high voltage supply           26 <td>3</td> <td></td> <td></td>	3		
5 SW4 SW4 Output 6 N/C No connection 7 N/C No connection 8 SW3 SW3 Output 9 N/C No connection 10 SW3 SW3 Output 11 N/C No connection 12 SW2 SW2 Output 13 N/C No connection 14 SW2 SW2 Output 15 N/C No connection 16 SW1 SW1 Output 17 N/C No connection 18 SW1 SW1 Output 19 N/C No connection 20 SW0 SW0 Output 21 N/C No connection 22 SW0 SW0 Output 23 N/C No connection 24 V <sub>PP</sub> Switch positive high voltage supply 25 V <sub>NN</sub> Switch negative high voltage supply 26 N/C No connection 27 R <sub>GND</sub> Ground for bleed resistors 28 GND Ground 29 V <sub>DD</sub> Logic positive supply voltage 30 N/C No connection 31 N/C No connection 32 N/C No connection 33 D <sub>IN</sub> Serial data input 34 CLK Clock input, positive edge trigger 35 LE Latch enable, active low 36 CL Latch clear, active high clears latches and opens switches 37 D <sub>OUT</sub> Serial data output 38 N/C No connection 39 SW7 SW7 Output 40 N/C No connection 41 SW7 SW7 Output 42 N/C No connection 43 SW6 SW6 Output 44 N/C No connection 45 SW6 SW6 Output 46 N/C No connection			
6 N/C No connection 7 N/C No connection 8 SW3 SW3 Output 9 N/C No connection 10 SW3 SW3 Output 11 N/C No connection 12 SW2 SW2 Output 13 N/C No connection 14 SW2 SW2 Output 15 N/C No connection 16 SW1 SW1 Output 17 N/C No connection 18 SW1 SW1 Output 19 N/C No connection 20 SW0 SW0 Output 21 N/C No connection 22 SW0 SW0 Output 23 N/C No connection 24 V <sub>PP</sub> Switch positive high voltage supply 25 V <sub>NN</sub> Switch negative high voltage supply 26 N/C No connection 27 R <sub>GND</sub> Ground for bleed resistors 28 GND Ground 29 V <sub>DD</sub> Logic positive supply voltage 30 N/C No connection 31 N/C No connection 32 N/C No connection 33 D <sub>IN</sub> Serial data input 34 CLK Clock input, positive edge trigger 35 LE Latch enable, active low 36 CL Latch clear, active high clears latches and opens switches 37 D <sub>OUT</sub> Serial data output 38 N/C No connection 39 SW7 SW7 Output 40 N/C No connection 41 SW7 SW7 Output 42 N/C No connection 43 SW6 SW6 Output 44 N/C No connection			
7 N/C No connection 8 SW3 SW3 Output 9 N/C No connection 10 SW3 SW3 Output 11 N/C No connection 12 SW2 SW2 Output 13 N/C No connection 14 SW2 SW2 Output 15 N/C No connection 16 SW1 SW1 Output 17 N/C No connection 18 SW1 SW1 Output 19 N/C No connection 20 SW0 SW0 Output 21 N/C No connection 22 SW0 SW0 Output 23 N/C No connection 24 V <sub>PP</sub> Switch positive high voltage supply 25 V <sub>NN</sub> Switch negative high voltage supply 26 N/C No connection 27 R <sub>GND</sub> Ground for bleed resistors 28 GND Ground 29 V <sub>DD</sub> Logic positive supply voltage 30 N/C No connection 31 N/C No connection 32 N/C No connection 33 D <sub>IN</sub> Serial data input 34 CLK Clock input, positive edge trigger 35 LE Latch enable, active low 36 CL Latch clear, active high clears latches and opens switches 37 D <sub>OUT</sub> Serial data output 38 N/C No connection 39 SW7 SW7 Output 40 N/C No connection 41 SW7 SW7 Output 42 N/C No connection 43 SW6 SW6 Output 44 N/C No connection 45 SW6 SW6 Output 46 N/C No connection			
8 SW3 SW3 Output 9 N/C No connection 10 SW3 SW3 Output 11 N/C No connection 12 SW2 SW2 Output 13 N/C No connection 14 SW2 SW2 Output 15 N/C No connection 16 SW1 SW1 Output 17 N/C No connection 18 SW1 SW1 Output 19 N/C No connection 20 SW0 SW0 Output 21 N/C No connection 22 SW0 SW0 Output 23 N/C No connection 24 V <sub>PP</sub> Switch positive high voltage supply 25 V <sub>NN</sub> Switch negative high voltage supply 26 N/C No connection 27 R <sub>GND</sub> Ground for bleed resistors 28 GND Ground 29 V <sub>DD</sub> Logic positive supply voltage 30 N/C No connection 31 N/C No connection 32 N/C No connection 33 D <sub>IN</sub> Serial data input 34 CLK Clock input, positive edge trigger 36 CL Latch enable, active low 37 D <sub>OUT</sub> Serial data output 38 N/C No connection 39 SW7 SW7 Output 40 N/C No connection 41 SW7 SW7 Output 44 N/C No connection 45 SW6 SW6 Output 46 N/C No connection			
9 N/C No connection 10 SW3 SW3 Output 11 N/C No connection 12 SW2 SW2 Output 13 N/C No connection 14 SW2 SW2 Output 15 N/C No connection 16 SW1 SW1 Output 17 N/C No connection 18 SW1 SW1 Output 19 N/C No connection 20 SW0 SW0 Output 21 N/C No connection 22 SW0 SW0 Output 23 N/C No connection 24 V <sub>PP</sub> Switch positive high voltage supply 25 V <sub>NN</sub> Switch negative high voltage supply 26 N/C No connection 27 R <sub>GND</sub> Ground for bleed resistors 28 GND Ground 29 V <sub>DD</sub> Logic positive supply voltage 30 N/C No connection 31 N/C No connection 32 N/C No connection 33 D <sub>IN</sub> Serial data input 34 CLK Clock input, positive edge trigger 35 LE Latch enable, active low 36 CL Latch clear, active high clears latches and opens switches 37 D <sub>OUT</sub> Serial data output 38 N/C No connection 39 SW7 SW7 Output 40 N/C No connection 41 SW7 SW7 Output 42 N/C No connection 43 SW6 SW6 Output 44 N/C No connection 45 SW6 SW6 Output 46 N/C No connection			
10			
11 N/C No connection 12 SW2 SW2 Output 13 N/C No connection 14 SW2 SW2 Output 15 N/C No connection 16 SW1 SW1 Output 17 N/C No connection 18 SW1 SW1 Output 19 N/C No connection 20 SW0 SW0 Output 21 N/C No connection 22 SW0 SW0 Output 23 N/C No connection 24 V <sub>PP</sub> Switch positive high voltage supply 25 V <sub>NN</sub> Switch negative high voltage supply 26 N/C No connection 27 R <sub>GND</sub> Ground for bleed resistors 28 GND Ground 29 V <sub>DD</sub> Logic positive supply voltage 30 N/C No connection 31 N/C No connection 32 N/C No connection 33 D <sub>IN</sub> Serial data input 34 CLK Clock input, positive edge trigger 36 CL Latch enable, active low 37 D <sub>OUT</sub> Serial data output 38 N/C No connection 39 SW7 SW7 Output 40 N/C No connection 41 SW7 SW7 Output 42 N/C No connection 43 SW6 SW6 Output 44 N/C No connection 45 SW6 SW6 Output 46 N/C No connection			
12 SW2 SW2 Output 13 N/C No connection 14 SW2 SW2 Output 15 N/C No connection 16 SW1 SW1 Output 17 N/C No connection 18 SW1 SW1 Output 19 N/C No connection 20 SW0 SW0 Output 21 N/C No connection 22 SW0 SW0 Output 23 N/C No connection 24 V <sub>PP</sub> Switch positive high voltage supply 25 V <sub>NN</sub> Switch negative high voltage supply 26 N/C No connection 27 R <sub>GND</sub> Ground for bleed resistors 28 GND Ground 29 V <sub>DD</sub> Logic positive supply voltage 30 N/C No connection 31 N/C No connection 32 N/C No connection 33 D <sub>IN</sub> Serial data input 34 CLK Clock input, positive edge trigger 35 LE Latch enable, active low 36 CL Latch clear, active high clears latches and opens switches 37 D <sub>OUT</sub> Serial data output 38 N/C No connection 39 SW7 SW7 Output 40 N/C No connection 41 SW7 SW7 Output 42 N/C No connection 43 SW6 SW6 Output 44 N/C No connection 45 SW6 SW6 Output 46 N/C No connection			
13 N/C No connection 14 SW2 SW2 Output 15 N/C No connection 16 SW1 SW1 Output 17 N/C No connection 18 SW1 SW1 Output 19 N/C No connection 20 SW0 SW0 Output 21 N/C No connection 22 SW0 SW0 Output 23 N/C No connection 24 V <sub>PP</sub> Switch positive high voltage supply 25 V <sub>NN</sub> Switch negative high voltage supply 26 N/C No connection 27 R <sub>GND</sub> Ground for bleed resistors 28 GND Ground 29 V <sub>DD</sub> Logic positive supply voltage 30 N/C No connection 31 N/C No connection 32 N/C No connection 33 D <sub>IN</sub> Serial data input 34 CLK Clock input, positive edge trigger 35 LE Latch enable, active low 36 CL Latch clear, active high clears latches and opens switches 37 D <sub>OUT</sub> Serial data output 38 N/C No connection 39 SW7 SW7 Output 40 N/C No connection 41 SW7 SW7 Output 42 N/C No connection 43 SW6 SW6 Output 44 N/C No connection 45 SW6 SW6 Output 46 N/C No connection			SW2 Output
14 SW2 SW2 Output 15 N/C No connection 16 SW1 SW1 Output 17 N/C No connection 18 SW1 SW1 Output 19 N/C No connection 20 SW0 SW0 Output 21 N/C No connection 22 SW0 SW0 Output 23 N/C No connection 24 V <sub>PP</sub> Switch positive high voltage supply 25 V <sub>NN</sub> Switch negative high voltage supply 26 N/C No connection 27 R <sub>GND</sub> Ground for bleed resistors 28 GND Ground 29 V <sub>DD</sub> Logic positive supply voltage 30 N/C No connection 31 N/C No connection 32 N/C No connection 33 D <sub>IN</sub> Serial data input 34 CLK Clock input, positive edge trigger 35 LE Latch enable, active low 36 CL Latch clear, active high clears latches and opens switches 37 D <sub>OUT</sub> Serial data output 38 N/C No connection 39 SW7 SW7 Output 40 N/C No connection 41 SW7 SW7 Output 42 N/C No connection 43 SW6 SW6 Output 44 N/C No connection			
15 N/C No connection 16 SW1 SW1 Output 17 N/C No connection 18 SW1 SW1 Output 19 N/C No connection 20 SW0 SW0 Output 21 N/C No connection 22 SW0 SW0 Output 23 N/C No connection 24 V <sub>PP</sub> Switch positive high voltage supply 25 V <sub>NN</sub> Switch negative high voltage supply 26 N/C No connection 27 R <sub>GND</sub> Ground for bleed resistors 28 GND Ground 29 V <sub>DD</sub> Logic positive supply voltage 30 N/C No connection 31 N/C No connection 32 N/C No connection 33 D <sub>IN</sub> Serial data input 34 CLK Clock input, positive edge trigger 35 LE Latch enable, active low 36 CL Latch clear, active high clears latches and opens switches 37 D <sub>OUT</sub> Serial data output 38 N/C No connection 39 SW7 SW7 Output 40 N/C No connection 41 SW7 SW7 Output 42 N/C No connection 43 SW6 SW6 Output 44 N/C No connection 45 SW6 SW6 Output 46 N/C No connection			
16 SW1 SW1 Output 17 N/C No connection 18 SW1 SW1 Output 19 N/C No connection 20 SW0 SW0 Output 21 N/C No connection 22 SW0 SW0 Output 23 N/C No connection 24 V <sub>PP</sub> Switch positive high voltage supply 25 V <sub>NN</sub> Switch negative high voltage supply 26 N/C No connection 27 R <sub>GND</sub> Ground for bleed resistors 28 GND Ground 29 V <sub>DD</sub> Logic positive supply voltage 30 N/C No connection 31 N/C No connection 32 N/C No connection 33 D <sub>IN</sub> Serial data input 34 CLK Clock input, positive edge trigger 35 LE Latch enable, active low 36 CL Latch clear, active high clears latches and opens switches 37 D <sub>OUT</sub> Serial data output 38 N/C No connection 39 SW7 SW7 Output 40 N/C No connection 41 SW7 SW7 Output 42 N/C No connection 43 SW6 SW6 Output 44 N/C No connection			
17 N/C No connection 18 SW1 SW1 Output 19 N/C No connection 20 SW0 SW0 Output 21 N/C No connection 22 SW0 SW0 Output 23 N/C No connection 24 V <sub>PP</sub> Switch positive high voltage supply 25 V <sub>NN</sub> Switch negative high voltage supply 26 N/C No connection 27 R <sub>GND</sub> Ground for bleed resistors 28 GND Ground 29 V <sub>DD</sub> Logic positive supply voltage 30 N/C No connection 31 N/C No connection 32 N/C No connection 33 D <sub>IN</sub> Serial data input 34 CLK Clock input, positive edge trigger 35 LE Latch enable, active low 36 CL Latch clear, active high clears latches and opens switches 37 D <sub>OUT</sub> Serial data output 38 N/C No connection 39 SW7 SW7 Output 40 N/C No connection 41 SW7 SW7 Output 42 N/C No connection 43 SW6 SW6 Output 44 N/C No connection 45 SW6 SW6 Output 46 N/C No connection	16	SW1	
18 SW1 SW1 Output 19 N/C No connection 20 SW0 SW0 Output 21 N/C No connection 22 SW0 SW0 Output 23 N/C No connection 24 V <sub>PP</sub> Switch positive high voltage supply 25 V <sub>NN</sub> Switch negative high voltage supply 26 N/C No connection 27 R <sub>GND</sub> Ground for bleed resistors 28 GND Ground 29 V <sub>DD</sub> Logic positive supply voltage 30 N/C No connection 31 N/C No connection 32 N/C No connection 33 D <sub>IN</sub> Serial data input 34 CLK Clock input, positive edge trigger 35 LE Latch enable, active low 36 CL Latch clear, active high clears latches and opens switches 37 D <sub>OUT</sub> Serial data output 38 N/C No connection 39 SW7 SW7 Output 40 N/C No connection 41 SW7 SW7 Output 42 N/C No connection 43 SW6 SW6 Output 44 N/C No connection 45 SW6 SW6 Output 46 N/C No connection	17		
19 N/C No connection 20 SW0 SW0 Output 21 N/C No connection 22 SW0 SW0 Output 23 N/C No connection 24 V <sub>PP</sub> Switch positive high voltage supply 25 V <sub>NN</sub> Switch negative high voltage supply 26 N/C No connection 27 R <sub>GND</sub> Ground for bleed resistors 28 GND Ground 29 V <sub>DD</sub> Logic positive supply voltage 30 N/C No connection 31 N/C No connection 32 N/C No connection 33 D <sub>IN</sub> Serial data input 34 CLK Clock input, positive edge trigger 35 LE Latch enable, active low 26 Latch clear, active high clears latches and opens switches 37 D <sub>OUT</sub> Serial data output 38 N/C No connection 39 SW7 SW7 Output 40 N/C No connection 41 SW7 SW7 Output 42 N/C No connection 43 SW6 SW6 Output 44 N/C No connection 45 SW6 SW6 Output 46 N/C No connection			
20 SW0 SW0 Output 21 N/C No connection 22 SW0 SW0 Output 23 N/C No connection 24 V <sub>PP</sub> Switch positive high voltage supply 25 V <sub>NN</sub> Switch negative high voltage supply 26 N/C No connection 27 R <sub>GND</sub> Ground for bleed resistors 28 GND Ground 29 V <sub>DD</sub> Logic positive supply voltage 30 N/C No connection 31 N/C No connection 32 N/C No connection 33 D <sub>IN</sub> Serial data input 34 CLK Clock input, positive edge trigger 35 LE Latch enable, active low 46 N/C No connection 39 SW7 SW7 Output 40 N/C No connection 41 SW7 SW7 Output 42 N/C No connection 44 N/C No connection 45 SW6 SW6 Output 46 N/C No connection			•
21 N/C No connection 22 SW0 SW0 Output 23 N/C No connection 24 V <sub>PP</sub> Switch positive high voltage supply 25 V <sub>NN</sub> Switch negative high voltage supply 26 N/C No connection 27 R <sub>GND</sub> Ground for bleed resistors 28 GND Ground 29 V <sub>DD</sub> Logic positive supply voltage 30 N/C No connection 31 N/C No connection 32 N/C No connection 33 D <sub>IN</sub> Serial data input 34 CLK Clock input, positive edge trigger 35 LE Latch enable, active low 46 N/C No connection 37 D <sub>OUT</sub> Serial data output 40 N/C No connection 41 SW7 SW7 Output 42 N/C No connection 43 SW6 SW6 Output 44 N/C No connection 45 SW6 SW6 Output 46 N/C No connection	20	SW0	
23 N/C No connection 24 V <sub>PP</sub> Switch positive high voltage supply 25 V <sub>NN</sub> Switch negative high voltage supply 26 N/C No connection 27 R <sub>GND</sub> Ground for bleed resistors 28 GND Ground 29 V <sub>DD</sub> Logic positive supply voltage 30 N/C No connection 31 N/C No connection 32 N/C No connection 33 D <sub>IN</sub> Serial data input 34 CLK Clock input, positive edge trigger 35 LE Latch enable, active low 36 CL Latch clear, active high clears latches and opens switches 37 D <sub>OUT</sub> Serial data output 38 N/C No connection 39 SW7 SW7 Output 40 N/C No connection 41 SW7 SW7 Output 42 N/C No connection 43 SW6 SW6 Output 44 N/C No connection 45 SW6 SW6 Output 46 N/C No connection	21	N/C	•
23		SW0	
24 V <sub>PP</sub> Switch positive high voltage supply 25 V <sub>NN</sub> Switch negative high voltage supply 26 N/C No connection 27 R <sub>GND</sub> Ground for bleed resistors 28 GND Ground 29 V <sub>DD</sub> Logic positive supply voltage 30 N/C No connection 31 N/C No connection 32 N/C No connection 33 D <sub>IN</sub> Serial data input 34 CLK Clock input, positive edge trigger 35 LE Latch enable, active low 36 CL Latch clear, active high clears latches and opens switches 37 D <sub>OUT</sub> Serial data output 38 N/C No connection 39 SW7 SW7 Output 40 N/C No connection 41 SW7 SW7 Output 42 N/C No connection 43 SW6 SW6 Output 44 N/C No connection 45 SW6 SW6 Output 46 N/C No connection	23	N/C	
25 V <sub>NN</sub> Switch negative high voltage supply 26 N/C No connection 27 R <sub>GND</sub> Ground for bleed resistors 28 GND Ground 29 V <sub>DD</sub> Logic positive supply voltage 30 N/C No connection 31 N/C No connection 32 N/C No connection 33 D <sub>IN</sub> Serial data input 34 CLK Clock input, positive edge trigger 35 LE Latch enable, active low  CL Latch clear, active high clears latches and opens switches 37 D <sub>OUT</sub> Serial data output 38 N/C No connection 39 SW7 SW7 Output 40 N/C No connection 41 SW7 SW7 Output 42 N/C No connection 43 SW6 SW6 Output 44 N/C No connection 45 SW6 SW6 Output 46 N/C No connection			Switch positive high voltage supply
26 N/C No connection 27 R <sub>GND</sub> Ground for bleed resistors 28 GND Ground 29 V <sub>DD</sub> Logic positive supply voltage 30 N/C No connection 31 N/C No connection 32 N/C No connection 33 D <sub>IN</sub> Serial data input 34 CLK Clock input, positive edge trigger 35 LE Latch enable, active low 36 CL Latch clear, active high clears latches and opens switches 37 D <sub>OUT</sub> Serial data output 38 N/C No connection 39 SW7 SW7 Output 40 N/C No connection 41 SW7 SW7 Output 42 N/C No connection 43 SW6 SW6 Output 44 N/C No connection 45 SW6 SW6 Output 46 N/C No connection	25		
28 GND Ground 29 V <sub>DD</sub> Logic positive supply voltage 30 N/C No connection 31 N/C No connection 32 N/C No connection 33 D <sub>IN</sub> Serial data input 34 CLK Clock input, positive edge trigger 35 LE Latch enable, active low  CL Latch clear, active high clears latches and opens switches 37 D <sub>OUT</sub> Serial data output 38 N/C No connection 39 SW7 SW7 Output 40 N/C No connection 41 SW7 SW7 Output 42 N/C No connection 43 SW6 SW6 Output 44 N/C No connection 45 SW6 SW6 Output 46 N/C No connection	26	N/C	No connection
28 GND Ground 29 V <sub>DD</sub> Logic positive supply voltage 30 N/C No connection 31 N/C No connection 32 N/C No connection 33 D <sub>IN</sub> Serial data input 34 CLK Clock input, positive edge trigger 35 LE Latch enable, active low  CL Latch clear, active high clears latches and opens switches 37 D <sub>OUT</sub> Serial data output 38 N/C No connection 39 SW7 SW7 Output 40 N/C No connection 41 SW7 SW7 Output 42 N/C No connection 43 SW6 SW6 Output 44 N/C No connection 45 SW6 SW6 Output 46 N/C No connection	27	R <sub>GND</sub>	Ground for bleed resistors
30 N/C No connection 31 N/C No connection 32 N/C No connection 33 D <sub>IN</sub> Serial data input 34 CLK Clock input, positive edge trigger 35 LE Latch enable, active low 36 CL Latch clear, active high clears latches and opens switches 37 D <sub>OUT</sub> Serial data output 38 N/C No connection 39 SW7 SW7 Output 40 N/C No connection 41 SW7 SW7 Output 42 N/C No connection 43 SW6 SW6 Output 44 N/C No connection 45 SW6 SW6 Output 46 N/C No connection	28		Ground
30 N/C No connection 31 N/C No connection 32 N/C No connection 33 D <sub>IN</sub> Serial data input 34 CLK Clock input, positive edge trigger 35 LE Latch enable, active low 36 CL Latch clear, active high clears latches and opens switches 37 D <sub>OUT</sub> Serial data output 38 N/C No connection 39 SW7 SW7 Output 40 N/C No connection 41 SW7 SW7 Output 42 N/C No connection 43 SW6 SW6 Output 44 N/C No connection 45 SW6 SW6 Output 46 N/C No connection	29	$V_{DD}$	Logic positive supply voltage
31 N/C No connection 32 N/C No connection 33 D <sub>IN</sub> Serial data input 34 CLK Clock input, positive edge trigger 35 LE Latch enable, active low 36 CL Latch clear, active high clears latches and opens switches 37 D <sub>OUT</sub> Serial data output 38 N/C No connection 39 SW7 SW7 Output 40 N/C No connection 41 SW7 SW7 Output 42 N/C No connection 43 SW6 SW6 Output 44 N/C No connection 45 SW6 SW6 Output 46 N/C No connection	30		No connection
33 D <sub>IN</sub> Serial data input  34 CLK Clock input, positive edge trigger  35 LE Latch enable, active low  36 CL Latch clear, active high clears latches and opens switches  37 D <sub>OUT</sub> Serial data output  38 N/C No connection  39 SW7 SW7 Output  40 N/C No connection  41 SW7 SW7 Output  42 N/C No connection  43 SW6 SW6 Output  44 N/C No connection  45 SW6 SW6 Output  46 N/C No connection		N/C	
34 CLK Clock input, positive edge trigger 35 LE Latch enable, active low  36 CL Latch clear, active high clears latches and opens switches  37 DOUT Serial data output  38 N/C No connection  39 SW7 SW7 Output  40 N/C No connection  41 SW7 SW7 Output  42 N/C No connection  43 SW6 SW6 Output  44 N/C No connection  45 SW6 SW6 Output  46 N/C No connection	32	N/C	No connection
34 CLK Clock input, positive edge trigger 35 LE Latch enable, active low  36 CL Latch clear, active high clears latches and opens switches  37 DOUT Serial data output  38 N/C No connection  39 SW7 SW7 Output  40 N/C No connection  41 SW7 SW7 Output  42 N/C No connection  43 SW6 SW6 Output  44 N/C No connection  45 SW6 SW6 Output  46 N/C No connection	33	D <sub>IN</sub>	Serial data input
35			
36 CL Latch clear, active high clears latches and opens switches  37 D <sub>OUT</sub> Serial data output  38 N/C No connection  39 SW7 SW7 Output  40 N/C No connection  41 SW7 SW7 Output  42 N/C No connection  43 SW6 SW6 Output  44 N/C No connection  45 SW6 SW6 Output  46 N/C No connection			
opens switches  37 D <sub>OUT</sub> Serial data output  38 N/C No connection  39 SW7 SW7 Output  40 N/C No connection  41 SW7 SW7 Output  42 N/C No connection  43 SW6 SW6 Output  44 N/C No connection  45 SW6 SW6 Output  46 N/C No connection		01	
37         D <sub>OUT</sub> Serial data output           38         N/C         No connection           39         SW7         SW7 Output           40         N/C         No connection           41         SW7         SW7 Output           42         N/C         No connection           43         SW6         SW6 Output           44         N/C         No connection           45         SW6         SW6 Output           46         N/C         No connection	36	CL	
38         N/C         No connection           39         SW7         SW7 Output           40         N/C         No connection           41         SW7         SW7 Output           42         N/C         No connection           43         SW6         SW6 Output           44         N/C         No connection           45         SW6         SW6 Output           46         N/C         No connection	37	D <sub>OUT</sub>	,
39         SW7         SW7 Output           40         N/C         No connection           41         SW7         SW7 Output           42         N/C         No connection           43         SW6         SW6 Output           44         N/C         No connection           45         SW6         SW6 Output           46         N/C         No connection	38		·
40         N/C         No connection           41         SW7         SW7 Output           42         N/C         No connection           43         SW6         SW6 Output           44         N/C         No connection           45         SW6         SW6 Output           46         N/C         No connection			
41         SW7         SW7 Output           42         N/C         No connection           43         SW6         SW6 Output           44         N/C         No connection           45         SW6         SW6 Output           46         N/C         No connection			·
42 N/C No connection 43 SW6 SW6 Output 44 N/C No connection 45 SW6 SW6 Output 46 N/C No connection			
43 SW6 SW6 Output 44 N/C No connection 45 SW6 SW6 Output 46 N/C No connection			
44 N/C No connection 45 SW6 SW6 Output 46 N/C No connection			
45 SW6 SW6 Output 46 N/C No connection			
46 N/C No connection	45		
41 SVVS SVVS Output	47	SW5	SW5 Output
48 N/C No connection	48	N/C	



### 1.3 Absolute Maximum Ratings

Parameter	Min	Max	Units
V <sub>DD</sub> Logic Power Supply Voltage	-0.5	6	٧
V <sub>PP</sub> - V <sub>NN</sub> Supply Voltage	-	220	٧
V <sub>PP</sub> Positive High Voltage Supply	-0.5	V <sub>NN</sub> +200	٧
V <sub>NN</sub> Negative High Voltage Supply	-0.5	V <sub>PP</sub> -200	٧
Logic input voltages	-0.5	V <sub>DD</sub> +0.3	٧
Analog signal range	$V_{NN}$	$V_{PP}$	٧
Peak analog signal current per channel		1	Α
Power dissipation	-	2.3	W
Thermal Impedance, Junction to Ambient	-	53	°C/W
Storage temperature	-60	+150	°C

Absolute maximum electrical ratings are at 25°C.

Absolute Maximum Ratings are stress ratings. Stresses in excess of these ratings can cause permanent damage to the device. Functional operation of the device at conditions beyond those indicated in the operational sections of this data sheet is not implied.

Typical values are characteristic of the device at +25°C, and are the result of engineering evaluations. They are provided for information purposes only, and are not part of the manufacturing testing requirements.

## 1.4 Operating Conditions

Parameter	Symbol	Value
Logic power supply voltage <sup>1, 3</sup>	$V_{DD}$	4.5V to 6V
Positive high voltage supply <sup>1, 3</sup>	V <sub>PP</sub>	40V to V <sub>NN</sub> + 200V
Negative high voltage supply <sup>1, 3</sup>	V <sub>NN</sub>	-40V to -160V
Analog signal voltage, peak-to-peak <sup>2</sup>	$V_{\sf SW}$	V <sub>NN</sub> +10V to V <sub>PP</sub> -10V
Operating temperature	T <sub>A</sub>	0°C to 70°C

<sup>&</sup>lt;sup>1</sup> Power up/down sequence is arbitrary except that GND must be powered-up first and powered-down last.

 $<sup>^2</sup>$   $V_{SW}$  must be  $V_{NN} \! \leq \! V_{SW} \! \leq \! V_{PP}$  or floating during power up/down transition.

 $<sup>^3</sup>$  Rise and fall times of power supplies,  $V_{DD}$  ,  $V_{PP}$  , and  $V_{NN}$  , should not be less than 1ms.



## **1.5 Electrical Characteristics**

1.5.1 Switch Characteristics (over recommended operating conditions unless otherwise noted)

Davamatav	Cumbal	Took Conditions	0	°C		+25°C		+70	0°C	Heite
Parameter	Symbol	Test Conditions	min	max	min	typ	max	min	max	Units
		V <sub>PP</sub> =40V, V <sub>NN</sub> =-160V, I <sub>SW</sub> =5mA	-	30	-	21	38	-	48	
		V <sub>PP</sub> =40V, V <sub>NN</sub> =-160V, I <sub>SW</sub> =200mA	-	25	-	-	27	-	32	
	В	V <sub>PP</sub> =100V, V <sub>NN</sub> =-100V, I <sub>SW</sub> =5mA	-	25	-	21	27	-	30	i _
Small signal switch on-resistance	R <sub>ONS</sub>	V <sub>PP</sub> =100V, V <sub>NN</sub> =-100V, I <sub>SW</sub> =200mA	-	18	-	16	24	-	27	Ω
		V <sub>PP</sub> =160V, V <sub>NN</sub> =-40V, I <sub>SW</sub> =5mA	-	23	-	21	25	-	30	
		V <sub>PP</sub> =160V, V <sub>NN</sub> =-40V, I <sub>SW</sub> =200mA	-	22	-	-	25	-	27	
Small signal switch on-resistance matching	$\Delta R_{ONS}$	I <sub>SW</sub> =5mA, V <sub>PP</sub> =100V, V <sub>NN</sub> =-100V	-	20	-	4	20	-	20	%
Large signal switch on-resistance	R <sub>ONL</sub>	V <sub>SW</sub> =V <sub>PP</sub> -10V, I <sub>SW</sub> =0.8A	-	-	-	16	-	-	-	Ω
Output bleed resistors	R <sub>INT</sub>	Output switch to R <sub>GND</sub> , I <sub>RINT</sub> =0.5mA	-	-	20	28	50	-	-	kΩ
Switch off leakage per switch	I <sub>SOL</sub>	V <sub>SW</sub> =V <sub>PP</sub> -10V and V <sub>NN</sub> +10V	-	5	-	0.4	10	-	15	μΑ
DC offset, switch off	-	$R_L$ =100k $\Omega$		100	-	0.2	100	-	100	\ <i>I</i>
DC offset, switch on -		$R_L=100k\Omega$	-	100	-	0.2	100	-	100	mV
Switch output peak current	-	V <sub>SW</sub> duty cycle = 0.1%	-	-	-	-	0.8	-	-	Α
Output switch frequency	f <sub>SW</sub>	Duty cycle = 50%	-	-	-	-	50	-	-	kHz
		V <sub>PP</sub> =160V, V <sub>NN</sub> =-40V								
Maximum V <sub>SW</sub> slew rate	dV/dt	V <sub>PP</sub> =100V, V <sub>NN</sub> =-100V	-	20	-	-	20	-	20	V/ns
		V <sub>PP</sub> =40V, V <sub>NN</sub> =-160V								
Off isolation	Ko	f=5MHz, 1kΩ/15pF load	-30	-	-30	-	-	-30	-	dB
On isolation		f=5MHz, $50\Omega$ load	-58	-	-58	-	-	-58	-	uD.
Switch crosstalk	K <sub>CR</sub>	f=5MHz, $50\Omega$ load	-60	-	-60	-	-	-60	-	dB
Output switch isolation diode current	I <sub>ID</sub>	300ns pulse width, 2.0% duty cycle	-	300	-	-	300	-	300	mA
Off capacitance, SW to GND	C <sub>SG(OFF)</sub>	V <sub>SW</sub> =0V, 1MHz	5	17	5	-	25	5	20	pF
On capacitance, SW to GND	C <sub>SG(ON)</sub>	V <sub>SW</sub> =0V, 1MHz	25	40	20	-	40	25	50	ρr
	+V <sub>SPK</sub>	$V_{PP}$ =40V, $V_{NN}$ =-160V, $R_{I}$ =50 $\Omega$	-		_	37	150	_	_	
	-V <sub>SPK</sub>	1 vpp-+0 v, vNN100 v, ril-0022	-	_	_	93	150	-	-	
Output voltage spike	+V <sub>SPK</sub>	V <sub>PP</sub> =100V, V <sub>NN</sub> =-100V, R <sub>I</sub> =50Ω	-	_	_	35	150	_	_	mV
Output voltage spike	-V <sub>SPK</sub>	1 *PP-100*, *NN-100*,11[-0022				80	150			IIIV
	+V <sub>SPK</sub>	$V_{PP} = 160V, V_{NN} = -40V, R_{I} = 50\Omega$	_			46	150	_	_	
	-V <sub>SPK</sub>	V <sub>PP</sub> =100V, V <sub>NN</sub> =-40V, H <sub>L</sub> =5002			72	130	_	_		
Charge injection	Q	V <sub>PP</sub> =100V, V <sub>NN</sub> =-100V, V <sub>SW</sub> =0V				880	-			рC



# 1.5.2 Logic DC Characteristics (over recommended operating conditions unless otherwise noted)

Parameter	Symbol	Test Conditions	0°C			+25°C		+70	Units	
Faiailielei	Symbol	lest conditions	min	max	min	typ	max	min	max	Uiilla
D <sub>OUT</sub> source capability	V <sub>OH</sub>	I <sub>OUT</sub> = -400μA	-	-	V <sub>DD</sub> -0.7	V <sub>DD</sub> -0.1	-	-	-	V
D <sub>OUT</sub> sink capability	$V_{OL}$	I <sub>OUT</sub> = +400μA	-	-	-	0.04	0.7	-	-	V
Logic input capacitance	C <sub>IN</sub>	-	-	10	-	-	10	-	10	pF
Logic input high	V <sub>IH</sub>	4.75V < V <sub>DD</sub> < 5.25V	2	-	2	-	-	2	-	V
Logic input low	$V_{IL}$	4.75V < V <sub>DD</sub> < 5.25V	-	0.8	-	-	0.8	-	0.8	l v

# 1.5.3 Logic Timing Characteristics (over recommended operating conditions unless otherwise noted)

Parameter	Symbol	Test Conditions	0	0°C		+25°C			70°C	
raidilletei	Symbol	rest Conditions	min	max	min	typ	max	min	max	Units
Setup time before LE rises	t <sub>SD</sub>	-	150	-	150	-	-	150	-	
Time width of LE	t <sub>WLE</sub>	-	150	-	150	-	-	150	-	
Clock delay time to Data Out	t <sub>DO</sub>	-	-	150	-	62	150	-	150	
Time width of CL	t <sub>WCL</sub>	-	150	-	150	-	-	150	-	ns
Setup time, data to clock	t <sub>SU</sub>	-	15	-	15	8	-	20	-	
Hold time, data from clock	t <sub>H</sub>	-	35	-	35	-	-	35	-	
Clock frequency	f <sub>CLK</sub>	50% duty cycle, f <sub>DATA</sub> =f <sub>CLK</sub> /2	-	5	-	-	5	-	5	MHz
Clock rise and fall times	t <sub>R</sub> , t <sub>F</sub>	-	-	50	-	-	50	-	50	ns
Turn-on time t <sub>ON</sub>		$V_{SW}=V_{PP}-10V$ , $R_L=10k\Omega$		_		2	5		5	
Turn-off time	t <sub>OFF</sub>	1 vSW-vpp-10 v, 11[=10ks2		- 5		3	3	-	5	μS



# 1.5.4 Supply DC Characteristics (over recommended operating conditions unless otherwise noted)

Parameter	Symbol Test Conditions			0°C		+25°C			+70	Units		
Faranielei	Syllibol	lest co	rest Conditions		max	min	typ	max	min	max	Units	
V <sub>PP</sub> quiescent supply current	I <sub>PPQ</sub>	All switches off All switches on, Is	<sub>SW</sub> =5mA	-	-	-	0.1	10	-	-		
V <sub>NN</sub> quiescent supply current	I <sub>NNQ</sub>	All switches off All switches on, Is	-	-	-	-0.1	-10	-	-	μΑ		
		V <sub>PP</sub> =40V, V <sub>NN</sub> =-160V	50kHz output	-	6.5	-	-	7	-	8		
V <sub>PP</sub> operating supply current	І <sub>РР</sub>	V <sub>PP</sub> =100V, V <sub>NN</sub> =-100V	switching frequency with	1	5	-	1	5.5	1	5.5	mA	
		V <sub>PP</sub> =160V, V <sub>NN</sub> =-40V	no load	ı	5	1	ı	5	ı	5.5		
		V <sub>PP</sub> =40V, V <sub>NN</sub> =-160V	50kHz output	1	6.5	1	1	7	1	8		
V <sub>NN</sub> operating supply current	I <sub>NN</sub>	V <sub>PP</sub> =100V, V <sub>NN</sub> =-100V	switching frequency with	1	5	1	1	5.5	1	5.5	mA	
		V <sub>PP</sub> =160V, V <sub>NN</sub> =-40V	no load	-	5	-	-	5	-	5.5		
V <sub>DD</sub> average supply current	I <sub>DD</sub>	f <sub>CLK</sub> =5MHz, V <sub>DD</sub> =	-	4	-	-	4	-	4	mA		
V <sub>DD</sub> quiescent supply current	I <sub>DDQ</sub>		-	-	10	-	0.03	10	-	10	μΑ	



## 2. Functional Description

The CPC7232 takes a serial stream of input data along with a synchronous clock signal. As the clock transits from low to high, the data at the input of each shift register is shifted through from SR(n) to SR(n+1). A high data bit, a "1," represents an ON switch; a low data bit, a "0," represents an OFF switch. Data is input and shifted through the internal shift register until all eight shift register positions, SR0 through SR7, are in the desired state.

**D**<sub>IN</sub>: The data-in line presents data bits to the CPC7232 to be shifted through the internal shift register.

**CLK:** The clock signal's rising edge is associated only with shifting data into and through the shift register.

**CL:** The clear line overrides all other inputs. When CL is high, the shift register is cleared to all 0s and all latches are set low, which causes all output switches to be turned OFF immediately. When CL is low, all output switches remain in whatever state they are in, ON or OFF, in response to CLK, latch inputs, and the LE signal.

LE: latch enable controls the state of the latches and thus the state of the eight switches. If LE is high, then the latches do not change states, but retain their most recent status: either ON or OFF. With LE high, input data and CLK have no effect on the state of the output switches. If LE is low, then all latch outputs and their switch states follow the inputs from the shift register. LE is overridden by CL: no matter what state LE is in, CL clears the latches. See "Truth Table" on page 9.

**D<sub>OUT</sub>:** The data-out pin is the output of SR7. After eight clock pulses, the first bit of eight input data bits is shifted to SR7 and appears on D<sub>OUT</sub>.


**SW0 - SW7:** The CPC7232 provides eight high-voltage SPST output switches with a typical on-resistance of  $20\Omega$ . The two connections of each switch are not polarity-sensitive.

**V<sub>PP</sub> and V<sub>NN</sub>:** Voltage inputs to the level shifters for each switch channel that translate the voltage level of the latch output signals to an appropriate level for the voltages being switched.

The high-voltage output switches are turned on and off in response to the data sent into the latches from the shift register: data 0 turns a switch OFF, data 1 turns a switch ON.

Two or more CPC7232 devices can be cascaded to form an n-switch arrangement. The  $D_{OUT}$  pin of the first is connected to the  $D_{IN}$  pin of the next in the series. All devices are connected to the same clock (CLK) signal. LE of all devices would normally be connected, as would CL, but this is not necessary.

The first data bit applied to  $D_{\rm IN}$  of the CPC7232, whether it's a single device or several cascaded devices, ripples through to the last switch output in line after the application of a full clocking sequence of 8 clock pulses per CPC7232. Setting the serial I/O device to output the most significant bit (MSB) first, results in the MSB appearing on SW7 of the last device in line after a full clocking sequence.





#### 2.1 Truth Table


D0	D1	D2	D3	D4	D5	D6	D7	LE	CL	SW0	SW1	SW2	SW3	SW4	SW5	SW6	SW7
L								L	L	OFF							
Н								L	L	ON							
	L							L	L		OFF						
	Н							L	L		ON						
		L						L	L			OFF					
		Н						L	L			ON					
			L					L	L				OFF				
			Н					L	L				ON				
				L				L	L					OFF			
				Н				L	L					ON			
					L			L	L						OFF		
					Н			L	L						ON		
						L		L	L							OFF	
						Н		L	L							ON	
							L	L	L								OFF
							Н	L	L								ON
Х	Х	Х	Х	Х	Х	Χ	Х	Н	L	HOLD PREVIOUS STATE							
Х	Χ	Χ	Χ	Χ	Х	Χ	Χ	Х	Н	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF

#### Notes:

- 1. The eight switches operate independently.
- 2. Serial data is clocked in on the rising edge of the CLOCK signal.
- The switches go to a state retaining their present condition at the rising edge of LE. When LE is low the shift register data flows through the latch.
- 4.  $D_{\mbox{OUT}}$  is high when switch 7 is on.
- 5. Shift register clocking has no effect on the switch states if  $\overline{\text{LE}}$  is H.
- 6. The clear input overrides all other inputs.



# 2.2 Logic Timing Waveforms





## 3 Manufacturing Information

#### 3.1 Moisture Sensitivity



All plastic encapsulated semiconductor packages are susceptible to moisture ingression. IXYS Integrated Circuits classifies its plastic encapsulated devices for moisture sensitivity according to the latest version of the joint industry standard, **IPC/JEDEC J-STD-020**, in force at the time of product evaluation. We test all of our products to the maximum conditions set forth in the standard, and guarantee proper operation of our

devices when handled according to the limitations and information in that standard as well as to any limitations set forth in the information or standards referenced below.

Failure to adhere to the warnings or limitations as established by the listed specifications could result in reduced product performance, reduction of operable life, and/or reduction of overall reliability.

This product carries a **Moisture Sensitivity Level (MSL)** classification as shown below, and should be handled according to the requirements of the latest version of the joint industry standard **IPC/JEDEC J-STD-033**.

Device	Moisture Sensitivity Level (MSL) Classification
CPC7232K	MSL 3

#### 3.2 ESD Sensitivity



This product is ESD Sensitive, and should be handled according to the industry standard JESD-625.

## 3.3 Soldering Profile

Provided in the table below is the Classification Temperature ( $T_C$ ) of this product and the maximum dwell time the body temperature of this device may be ( $T_C$  - 5) $^{\circ}$ C or greater. The classification temperature sets the Maximum Body Temperature allowed for this device during lead-free reflow processes. For through-hole devices, and any other processes, the guidelines of **J-STD-020** must be observed.

Device	Classification Temperature (T <sub>C</sub> )	Dwell Time (t <sub>p</sub> )	Max Reflow Cycles
CPC7232K	260°C	30 seconds	3

#### 3.4 Board Wash

IXYS Integrated Circuits recommends the use of no-clean flux formulations. Board washing to reduce or remove flux residue following the solder reflow process is acceptable provided proper precautions are taken to prevent damage to the device. These precautions include but are not limited to: using a low pressure wash and providing a follow up bake cycle sufficient to remove any moisture trapped within the device due to the washing process. Due to the variability of the wash parameters used to clean the board, determination of the bake temperature and duration necessary to remove the moisture trapped within the package is the responsibility of the user (assembler). Cleaning or drying methods that employ ultrasonic energy may damage the device and should not be used. Additionally, the device must not be exposed to flux or solvents that are Chlorine- or Fluorine-based.











#### 3.5 Mechanical Dimensions

#### 3.5.1 CPC7232K 48-Pin LQFP Package



#### 3.6 Tape and Reel Specifications

#### 3.6.1 CPC7232KTR LQFP-48 Tape & Reel



#### For additional information please visit www.ixysic.com

IXYS Integrated Circuits makes no representations or warranties with respect to the accuracy or completeness of the contents of this publication and reserves the right to make changes to specifications and product descriptions at any time without notice. Neither circuit patent licenses nor indemnity are expressed or implied. Except as set forth in IXYS Integrated Circuits' Standard Terms and Conditions of Sale, IXYS Integrated Circuits assumes no liability whatsoever, and disclaims any express or implied warranty, relating to its products including, but not limited to, the implied warranty of merchantability, fitness for a particular purpose, or infringement of any intellectual property right.

The products described in this document are not designed, intended, authorized or warranted for use as components in systems intended for surgical implant into the body, or in other applications intended to support or sustain life, or where malfunction of IXYS Integrated Circuits' product may result in direct physical harm, injury, or death to a person or severe property or environmental damage. IXYS Integrated Circuits reserves the right to discontinue or make changes to its products at any time without notice.

Specification: DS-DS-CPC7232-R03 © Copyright 2018, IXYS Integrated Circuits All rights reserved. Printed in USA. 6/14/2018