

TLF4277-2LD



1 Overview

Features

- Integrated Current Monitor
- Overvoltage, Overtemperature and Overcurrent Detection
- Adjustable Output Voltage
- Output Current up to 300 mA
- Adjustable Output Current Limitation
- Stable with Ceramic Output Capacitor of 1 μF
- Wide Input Voltage Range up to 40 V
- Reverse Polarity Protection
- Short Circuit Protected
- Overtemperature Shutdown
- Automotive Temperature Range -40 °C $\leq T_i \leq 150$ °C
- Green Product (RoHS and WEEE compliant)
- AEC Qualified

Applications

The TLF4277-2LD is the ideal companion IC to supply active antennas for car infotainment and telematics applications. The adjustable current limitation, output voltage and disgnostic features makes the TLF4277-2LD capable of supplying the majority of standard active antennas such as: GPS, GNSS, FM/AM, DAB, XM, SIRIUS

Description

The TLF4277-2LD is a monolithic integrated low drop out voltage regulator capable of supplying loads up to 300 mA. For an input voltage up to 40 V the TLF4277-2LD provides an adjustable output voltage in a range from 5 V up to 12 V. The integrated current monitor function is a unique feature that provides diagnosis and system protection functionality. Fault conditions such as overtemperature and output overvoltage are monitored and indicated at the current sense output. The maximum output current limit of the device is adjustable to provide additional protection to the connected load.

Via the enable function the IC can be disabled to lower the power consumption.

Туре	Package	Marking
TLF4277-2LD	PG-TSON-10	4277-2





Table of Contents

1	Overview
	Table of Contents 2
2	Block Diagram
3 3.1 3.2	Pin Configuration4Pin Assignment4Pin Definitions and Functions4
4 4.1 4.2 4.3	General Product Characteristics6Absolute Maximum Ratings6Functional Range7Thermal Resistance8
5 5.1 5.2 5.3 5.4	Voltage Regulator9Description Voltage Regulator9Electrical Characteristics Voltage Regulator10Application Information for setting the variable output voltage12Typical Performance Characteristics Voltage Regulator13
6 6.1 6.2	Current Consumption14Electrical Characteristics Current Consumption14Typical Performance Graphs Current Consumption15
7 7.1 7.1.1 7.1.2 7.1.3 7.1.4 7.1.5 7.1.6	Current and Protection Monitor Functions16Functional Description Current and Protection Monitors16Linear Current Monitor17Adjustable Output Current Limitation18Overvoltage Detection18Thermal Shutdown Detection18Status Output Signal18Typical Performance Graphs Current Monitor20
8 8.1 8.2	Enable Function21Description Enable Function21Electrical Characteristics Enable Function21
9 9.1 9.2 9.2.1 9.2.2 9.3 9.4 9.5	Application Information22Application Diagram22Selection of External Components22Input Pin22Output Pin23Thermal Considerations23Reverse Polarity Protection24Further Application Information24
10	Package Outlines
11	Revision History



Block Diagram

2 Block Diagram



Figure 1 Block and simplified application diagram TLF4277-2LD (Package PG-TSON-10)



Pin Configuration

3 Pin Configuration

3.1 Pin Assignment



Figure 2 Pin Configuration (top view)

3.2 Pin Definitions and Functions

Pin	Symbol	Function						
1	I	IC Supply						
		Place a capacitor from I to GND close to the IC for compensating line influences.						
3	EN	Enable						
		High signal enables the regulator;						
		Low signal disables the regulator;						
		Connect to I, if the Enable function is not needed						
5	CSO	Current Sense Out						
		Current monitor and status output						
6	ST	Status Output						
		Digital output signal with open collector output.						
		A low signal indicates fault conditions at the regulator's output.						
7	GND	Ground						
8	ADJ	Voltage Adjust						
		Connect an external voltage divider to configure the output voltage						
10	Q	Regulator Output						
		Connect a capacitor between Q and GND close to the IC pins, respecting the						
		values given for its capacitance C _Q and ESR in the table Chapter 4.2						
	PAD	Heat sink						
		Connect to PCB heat sink area and GND						



Pin Configuration

Pin	Symbol	Function
2,4	n.c.	Not Connected
		Internally not connected; Connect to PCB GND
9	n.c.	Not Connected
		Internally not connected; Connect to PCB GND



General Product Characteristics

4 General Product Characteristics

4.1 Absolute Maximum Ratings

Table 1Absolute Maximum Ratings1)

 T_j = -40°C to +150°C; all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Parameter	Symbol	Values			Unit	Note or	Number
		Min.	Тур.	Max.		Test Condition	
Voltage Ratings	+	*					
IC Supply I	V	-16		45	V	-	P_4.1.1
Enable Input EN	V _{EN}	-16		45	V	-	P_4.1.2
Voltage Adjust Input ADJ	V _{ADJ}	-0.3		16	V	-	P_4.1.3
Regulator Output Q	V _Q	-0.3		45	V	$V_{\rm Q} < V_{\rm I} + 5 \rm V$	P_4.1.4
Current Monitor Out CSO	V _{cso}	-0.3		5	V	-	P_4.1.5
Status Output	V _{ST}	-0.3		45	V	²⁾ see also "Status	P_4.1.6
						Output Signal"	
Temperatures	•			-	i.		
Junction Temperature	T _j	-40		150	°C	-	P_4.1.7
Storage Temperature	T _{stg}	-55		150	°C	-	P_4.1.8
ESD Susceptibility				-	į		
ESD Susceptibility to GND	V _{ESD}	-2		2	kV	HBM ³⁾	P_4.1.9
ESD Susceptibility to GND	V _{ESD}	-500		500	V	CDM ⁴⁾	P_4.1.10
ESD Susceptibility Pin 1, 5, 6, 10 (corner pins) to GND	V _{ESD1,5,6,10}	-750		750	V	CDM ⁴⁾	P_4.1.11

1) Not subject to production test, specified by design.

2) Special care must be taken to control (e.g. by optical inspection) the proper handling of ST pin with an external resistor and not connecting directly to a higher voltage level, which allows an uncontrolled current flowing into the pin.

3) ESD susceptibility, HBM according to ANSI/ESDA/JEDEC JS001 (1.5 k Ω , 100 pF)

4) ESD susceptibility, Charged Device Model "CDM" according JEDEC JESD22-C101

Notes

- 1. Integrated protection functions are designed to prevent IC destruction under fault conditions described in the data sheet. Fault conditions are considered as "outside" normal operating range. Protection functions are not designed for continuous repetitive operation.
- 2. Stresses above the ones listed her may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



General Product Characteristics

4.2 Functional Range

Table 2Functional Range

Parameter	Symbol		Value	S	Unit	Note or Test Condition	Number
		Min.	Тур.	Max.			
Input Voltage	V	$V_{\rm Q}$ + $V_{\rm dr}$	-	40	V	-	P_4.2.1
Output Voltage Range	V _Q	5	-	12	V	-	P_4.2.2
Current Sense Output Resistor	R _{cso}	850	-	25.5 k	Ω	-	P_4.2.3
Current Sense Output Capacitor ¹⁾	C _{CSO}	1	-	4.7	μF	-	P_4.2.4
Junction Temperature	T _i	-40	-	150	°C	-	P_4.2.5
Output Capacitor Requirements ¹⁾	C _Q	1	-	-	μF	_2)	P_4.2.6
Output Capacitor Requirements ¹⁾	ESR _{CQ}	-	-	10	Ω	_3)	P_4.2.7

1) Not subject to production test, specified by design

2) The minimum output capacitance requirement is applicable for a worst case capacitance tolerance of 30%

3) Relevant ESR value at f = 10 kHz

Note: Within the functional range the IC operates as described in the circuit description. The electrical characteristics are specified within the conditions given in the related electrical characteristics table.



General Product Characteristics

4.3 Thermal Resistance

Table 3Thermal Resistance1)

Parameter	Symbol		Value	s	Unit	Note or	Number
		Min.	Тур.	Max.		Test Condition	
Junction to Case	R _{thJC}	-	9	-	K/W	measured to the exposed pad	P_4.3.1
Junction to Ambient	R _{thJA}	-	165	-	K/W	Footprint only ²⁾	P_4.3.2
Junction to Ambient	R _{thJA}	-	67	-	K/W	300 mm ² PCB heat sink area ²⁾	P_4.3.3
Junction to Ambient	R _{thJA}	-	56	-	K/W	600 mm ² PCB heat sink area ²⁾	P_4.3.4
Junction to Ambient	R _{thJA}	-	55	-	K/W	2s2p PCB ³⁾	P_4.3.5

1) Not subject to production test, specified by design

2) Specified R_{thJA} value is according to Jedec JESD 51-3 at natural convection on FR4 1s0p board; The Product (Chip + Package) was simulated on a 76.2 × 114.3 × 1.5 mm³ board with 1 copper layer (1 x 70µm Cu).

Specified R_{thJA} value is according to Jedec JESD51-2,-5,-7 at natural convection on FR4 2s2p board; The Product (Chip + Package) was simulated on a 76.2 x 114.3 x 1.5 mm³ board with 2 inner copper layers (2 x 70µm Cu, 2 x 35µm Cu). Where applicable a thermal via array under the exposed pad contacted the first inner copper layer.



5 Voltage Regulator

5.1 Description Voltage Regulator

The output voltage V_Q is controlled by comparing the feedback voltage (V_{ADJ}) to an internal reference voltage and driving a PNP pass transistor accordingly. The control loop stability depends on the output capacitor C_Q , the output capacitor ESR, the load current and the chip temperature. To ensure stable operation, the output capacitor's capacitance and its equivalent series resistor ESR requirements given in the **Table 2 "Functional Range" on Page 7** have to be maintained. For stability details please refer to the typical performance graph "Output Capacitor Series Resistivity ESR_{CQ} " on **Page 13**. In addition the output capacitor may need to be sized larger to buffer load transients.

An input capacitor C_1 is not needed for the control loop stability, but recommended to buffer line influences. Connect the capacitors close to the IC terminals. In general a buffered supply voltage is recommended for the device. For details see **Chapter 9.1**.

Protection circuitry prevents the IC as well as the application from destruction in case of catastrophic events. The integrated safeguards consist of output current limitation, reverse polarity protection as well as thermal shutdown in case of overtemperature.

In order to avoid excessive power dissipation that could never be handled by the pass element and the package, an integrated safe operation monitor lowers the maximum output current input voltages above $V_{BAT} = 22 \text{ V}.$

The thermal shutdown circuit prevents the IC from immediate destruction under fault conditions (e.g. output continuously short-circuited) by switching off the power stage. After the chip has cooled down, the regulator restarts. This leads to a cycling behavior of the output voltage until the fault is removed. However, junction temperatures above 150 °C are outside the maximum ratings and therefore significantly reduce the IC lifetime. The TLF4277-2LD allows a negative supply voltage. However, several small currents are flowing into the IC increasing its junction temperature. This reverse current has to be considered for the thermal design, respecting that the thermal protection circuit is not operating during reverse polarity condition.



Figure 3 Block Diagram Voltage Regulator Circuit



5.2 Electrical Characteristics Voltage Regulator

Table 4 Electrical Characteristics: Voltage Regulator

 V_{BAT} = 13.5 V, T_j = -40°C to +150°C, all voltages with respect to ground, direction of currents as shown in **Figure 7 Application Diagram** (unless otherwise specified)

Parameter	Symbol		Value	s	Unit	Note or Test Condition	Number
		Min.	Тур.	Max.			
Reference Voltage	V _{REF,int}	-	1.19	-	V	1)_	P_5.2.1
Output Voltage Tolerance ²⁾	V _Q	-2	-	2	%	$1 \text{ mA} \le I_Q \le 300 \text{ mA};$ $9 \text{ V} \le V_{BAT} \le 16 \text{ V}$ $5 \text{ V} \le V_Q \le 12 \text{ V with}$ $V_{BAT} > V_{Q+2V}$	P_5.2.2
Output Voltage Tolerance ²⁾	V _Q	-2	-	2	%	$1 \text{ mA} \le I_Q \le 150 \text{ mA};$ $6 \text{ V} \le V_{BAT} \le 16 \text{ V}$ $5 \text{ V} \le V_Q \le 12 \text{ V with}$ $V_{BAT} > V_{Q+1V}$	P_5.2.3
Output Voltage Tolerance ²⁾	V _Q	-2	-	2	%	1 mA $\le I_Q \le 100$ mA; 16 V $\le V_{BAT} \le 32$ V ³⁾ 5 V $\le V_Q \le 12$ V	P_5.2.4
Output Voltage Tolerance ²⁾	V _Q	-2	-	2	%	1 mA $\le I_Q \le$ 10 mA; 32 V $\le V_{BAT} \le$ 40 V ³⁾ 5 V $\le V_Q \le$ 12 V	P_5.2.5
Load Regulation steady-state	dV _{Q,load}	- 30	- 5	-	mV	$I_{\rm Q} = 1 \text{mA to } 250 \text{mA;} V_{\rm BAT}$ = 6 V; $V_{\rm Q} = 5 V$	P_5.2.7
Line Regulation steady-state	dV _{Q,line}	_	5	20	mV	$V_{BAT} = 6 V \text{ to } 32 V;$ $I_Q = 5 \text{ mA}; V_Q = 5 V$	P_5.2.8
Power Supply Ripple Rejection ¹⁾	PSRR	60	65	-	dB	$f_{ripple} = 100 Hz;$ $V_{ripple} = 1 Vpp;$ $V_Q = 5 V;$ $I_Q < 100 mA$	P_5.2.9
Dropout Voltage $V_{dr} = V_1 - V_Q$	V _{dr}	-	100	250	mV	/ _Q = 100 mA ⁴⁾ VQ=5 V	P_5.2.10
Dropout Voltage $V_{dr} = V_1 - V_Q$	V _{dr}	-	200	500	mV	/ _Q = 200 mA ⁴⁾ VQ=5 V	P_5.2.11
Output Current Limitation	I _{Q,max}	301	-	700	mA	$0 V \le V_Q \le 0.95 * V_{Q,nom}$	P_5.2.13
Reverse Current	I _Q	-2	-1	-	mA	$V_{\rm BAT} = 0 \text{ V}; V_{\rm Q} = 5 \text{ V}$	P_5.2.14
Reverse Current at Negative Input Voltage	/ _{BAT}	-10	-6	-	mA	$V_{\rm BAT} = -16 \text{ V}; V_{\rm Q} = 0 \text{ V}$	P_5.2.15
Overtemperature Shutdown Threshold	T _{j,sd}	151	-	200	°C	<i>T</i> _j increasing ¹⁾	P_5.2.16
Overtemperature Shutdown Threshold Hysteresis	T _{j,hy}	-	15	-	К	<i>T</i> _j decreasing ¹⁾	P_5.2.17

1) Parameter not subject to production test; specified by design.



- 2) Referring to the device tolerance only, the tolerance of the resistor divider can cause additional deviation.
- 3) See typical performance graph for details.
- 4) Measured when the output voltage V_Q has dropped 100 mV from its nominal value.



5.3 Application Information for setting the variable output voltage

The output voltage of the TLF4277-2LD can be adjusted between 5 V and 12 V by an external output voltage divider, closing the control loop to the voltage adjust pin ADJ.

The voltage at pin ADJ is compared to the internal reference of typical 1.19 V in an error amplifier. It controls the output voltage.



Figure 4 Application Detail External Components at Output for Variable Voltage Regulator

The output voltage is calculated according to **Equation (5.1)**:

 $V_{Q} = (R_{1} + R_{2})/R_{2} \times V_{REF,int}$, neglecting I_{ADJ}

(5.1)

 $V_{\text{REF,int}}$ is typically 1.19 V.

To avoid errors caused by leakage current I_{ADJ} , we recommend to choose the resistor value for $R_2 < 27 \text{ k}\Omega$.

The accuracy of the resistors for the external voltage divider can lead to a higher tolerance of the output voltage. To achieve a reasonable accuracy resistors with a tolerance of 1% or lower are recommended for the feedback divider.

Data Sheet



Voltage Regulator

5.4 Typical Performance Characteristics Voltage Regulator

Reference Voltage V_{REF,int} vs. Junction Temperature *T*_i







Output Capacitor Series Resistivity ESR_{CQ} vs. Output Current I_Q



Power Supply Ripple Rejection *PSRR*





infineon

Current Consumption

6 Current Consumption

6.1 Electrical Characteristics Current Consumption

Table 5 Electrical Characteristics: Current Consumption

 V_{BAT} = 13.5 V, T_j = -40°C to +150°C, all voltages with respect to ground; direction of currents as shown in **Figure 7 Application Diagram** (unless otherwise specified)

Parameter	Symbol		Value	s	Unit	Note or Test Condition	Number	
		Min.	Тур.	Max.				
Current Consumption	I _{q,on}	-	150	200	μA	$I_{\rm Q} \le 200 \ \mu {\rm A}; T_{\rm j} \le 25 \ {\rm ^{\circ}C};$ $V_{\rm EN} = 5 \ {\rm V}; I_{\rm q} = I_{\rm l} - I_{\rm Q} - I_{\rm CSO}$	P_6.1.1	
Current Consumption	I _{q,on}	-	-	250	μA	$I_{\rm Q} \le 200 \ \mu {\rm A}; T_{\rm j} \le 85 \ {\rm ^{\circ}C};$ $V_{\rm EN} = 5 \ {\rm V}; I_{\rm q} = I_{\rm l} - I_{\rm Q} - I_{\rm CSO}$	P_6.1.2	
Current Consumption	I _{q,on}	-	1.2	2.6	mA	$I_{\rm Q} = 50 \text{ mA}; V_{\rm EN} = 5 \text{ V};$ $I_{\rm q} = I_{\rm I} - I_{\rm Q} - I_{\rm CSO}$	P_6.1.3	
Current Consumption	I _{q,on}	-	5.5	11	mA	$I_{\rm Q} = 200 \text{ mA; } V_{\rm EN} = 5 \text{ V;}$ $I_{\rm q} = I_{\rm I} - I_{\rm Q} - I_{\rm CSO}$	P_6.1.4	
Current Consumption	I _{q,off}	-	-	3	μΑ	$T_{j} \le 25 \text{ °C}; V_{EN} = 0 \text{ V}$ $I_{q} = I_{1} - I_{Q}$	P_6.1.5	
Current Consumption	I _{q,off}	-	-	5	μΑ	$T_{j} \le 85 ^{\circ}\text{C}; V_{EN} = 0 \text{V}$ $I_{q} = I_{1} - I_{Q}$	P_6.1.6	
Current Consumption	/ _{q,off}	-	-	15	μA	$T_{j} \le 85 \text{ °C}; V_{EN} = 0.8 \text{ V}$ $I_{q} = I_{1} - I_{Q}$	P_6.1.7	



Current Consumption

6.2 Typical Performance Graphs Current Consumption

Current Consumption I_{q,off} vs. Junction Temperature *T*_j



Current Consumption $I_{q,on}$ vs. Output Current I_0



Current Consumption $I_{q,on}$ vs. Junction Temperature T_j





7 Current and Protection Monitor Functions

7.1 Functional Description Current and Protection Monitors

The TLF4277-2LD provides a set of advanced monitor functionality. The current flowing out of the power stage can be monitored at the CSO output. In addition the current limitation can be adjusted via external resistor. Events of the implemented protection functions are reported through dedicated voltage levels at the CSO output. This information can be processed by an external μ C for system analysis and failure identification. The monitored events are over-current, overvoltage, and temperature shutdown. In addition all three fault conditions are routed also to the digital output pin ST.



Figure 5 Block diagram current and protection monitor

To reduce possible effects from the supply voltage V_{BAT} additional filtering of the supply voltage is recommended. A 100 nF capacitor should be placed as close a possible to the IC terminal, which is connected to V_{BAT} .

Figure 6 shows the output level at the CSO pin versus the operation or fault condition. The graph is valid for the following set up of external components:

 $C_{\rm CSO} = 2.2 \,\mu {\rm F}$ $R_{\rm CSO} = 1.5 \,{\rm k} \Omega$

Note: In case of high input voltage ($V_1 > 20 V$), high junction temperature ($T_j > 151 °$ C) and CSO pin is directly connected to GND without resistor, the return to normal operation from the "thermal shutdown mode" can't be ensured.





Figure 6 Output levels and functionality of the CSO output

Note: The graph is just an example and only valid for an certain configuration of the external components.

7.1.1 Linear Current Monitor

Inside the linear current monitor area the current driven out of the CSO pin is direct proportional to the output current (IQ).

The level of the current *I*_{CSO} can be calculated according to **Equation (7.1)**:

(7.1)

$$I_{CSO} = \frac{I_Q}{F_{IQACSO}}$$



7.1.2 Adjustable Output Current Limitation

The TLF4277-2LD has an adjustable current limitation for the current flowing out of the power stage. If the level of the output current exceeds the defined current limit threshold ($I_{Q,lim}$), the output current of the TLF4277-2LD will be limited.

Setting of the adjustable current limitation:

(7.2)

$$I_{Q,\text{lim}} = \frac{2.55V \times F_{IQACSO}}{R_{CSO}}$$

A voltage level as defined in **"CSO Voltage Level" on Page 19** will be applied at the CSO pin. In addition the ST pin will be set low.

Note: During power up of the device, the regulator works in output current limitation. Regardless if the output current is limited by the protection function according to "**Output Current Limitation**" on **Page 10**, or by the adjustable output current limitation according to "**Adjustable Current Limit**" on **Page 19**. If an adjustable current limit is set, the status output pin ST is set to low as long as the adjustable current limitation is active during power up sequence.

Example: To achieve a current limitation of e.g. 170mA the following configuration can be used:

$$I_{Q,im} = \frac{2.55V \times 100}{1.5k\Omega} = 170mA$$

FIQ/ICSO = 100

 $R_{\rm CSO}$ = 1.5 k Ω

7.1.3 Overvoltage Detection

To detect a possible short circuit of the output to a higher supply rail the TLF4277-2LD has an overvoltage detection implemented. An overvoltage will be detected, if the voltage level at the ADJ pin is 20% higher than the internal reference voltage $V_{\text{REF.int}}$ defined in "**Reference Voltage**" on **Page 10**.

In case of overvoltage the CSO pin will set to a voltage level as defined in **"CSO Voltage Level" on Page 19**. In addition the ST pin will be set low.

7.1.4 Thermal Shutdown Detection

If the junction temperature will exceed the limits defined in the **"Overtemperature Shutdown Threshold" on Page 10** the TLF4277-2LD will disable the output voltage. In this case a voltage level as defined in **"CSO Voltage Level" on Page 19** will be applied at the CSO pin. In addition the ST pin will be set low.

7.1.5 Status Output Signal

The status condition pin ST is an open collector output. An external pull-up resistor has to be applied for functionality and to limit the current into the pin (e.g. connect via a resistor to "Q"). Connecting the ST pin directly to a supply voltage may damage the device.



If one or more of the monitored protection functions (over-current, overvoltage and temperature shutdown) is activated, the digital Status Output pin ST is set to "low".

Table 6 Electrical Characteristics: Current Monitor Function

 V_{BAT} = 13.5 V, T_j = -40°C to +150°C, all voltages with respect to ground, direction of currents as shown in **Figure 7 Application Diagram** (unless otherwise specified)

Parameter	Symbol	Values			Unit	Note or Test Condition	Number
		Min.	Тур.	Max.			
Linear Current Monitor							
Current Monitor Factor ¹⁾ Factor = I _Q /I _{CSO}	F _{IQ/ICSO}	95	100	105	-	$I_Q = 10 \text{ mA} - 150 \text{ mA}$ $T_j = -40^{\circ} \text{ to } 125^{\circ}\text{C}$ $V_{IN} = 9 \text{ V to } 16 \text{ V}$ $V_Q = 5 \text{ V to } 12 \text{ V}$ $V_{IN} > V_Q + 2.0 \text{ V}^{1)}$	P_7.1.1
Current Monitor Factor ¹⁾ Factor = I _Q /I _{CSO}	F _{IQ/ICSO}	90	100	110	-	1 mA $\le I_Q \le$ 300 mA $V_Q = 5 V$	P_7.1.5
CSO current at no load condition	I _{CSO,off}	-	-	550	nA	no load connected at Q $R_2 = 27 \text{ k}\Omega = 5 \text{ V}$	P_7.1.6
Adjustable Current Limitation	า						
Adjustable Current Limit Range ¹⁾	I _{Q,lim}	10	-	300	mA	850 Ω < R_{CSO} < 25.5 kΩ V_Q < 0,95 * $V_{Q,nom}$	P_7.1.7
Adjustable Current Limit Tolerance ¹⁾	I _{Q,lim}	-10	-	10	%	$10 \text{ mA} \le I_{Q,\text{lim}} \le 300 \text{ mA}$ $T_{j} = -40^{\circ} \text{ to } 125^{\circ}\text{C}$ $0.95^{*}V_{Q,\text{nom}} > V_{Q} > 3.0 \text{ V}$	P_7.1.8
Adjustable Current Limit Tolerance ¹⁾	I _{Q,lim}	-10	-	25	%	10 mA $\le I_{Q,lim} \le$ 300 mA $T_j = -40^{\circ}$ to 125°C 0.95* $V_{Q,nom} > V_Q > 0$ V	P_7.1.15
CSO Voltage Level Current limitation	V _{CSO,cur_lim}	2.45	2.55	2.65	V	V _Q < 0,95 * V _{Q,nom}	P_7.1.9
Output Level Overvoltage De	tected						
CSO Voltage Level Overvoltage detected	V _{cso,ov}	3.0	3.1	3.2	V	V _{ADJ} > 1.2 * V _{REF,nom}	P_7.1.10
Output Level Overtemperatu	re Detected						
CSO Voltage Level Overtemperature Detected ²⁾	V _{CSO,TSD}	2.65	2.8	2.95	V	151 °C < <i>T_j</i> < 180 °C	P_7.1.12
Status Output Signal							
Status Output Digital Signal Low Voltage	V _{ST,low}	-	0.2	0.4	V	<i>I</i> _{ST} ≤ 1.8 mA	P_7.1.13
Status Output Digital Signal Sink current	I _{ST}	-	-	1.8	mA	-	P_7.1.14

1) Referring to the device tolerance only, the tolerance of the external components can cause additional deviation

2) Specified by design; not subject to production test



7.1.6 Typical Performance Graphs Current Monitor

Current Monitor Factor $F_{IQ/ICSO}$ vs. Output Current I_Q



External Current Limitation $I_{Q,lim}$ vs. Junction Temperature T_j





Enable Function

8 Enable Function

8.1 Description Enable Function

The TLF4277-2LD can be turned on or turned off via the EN Input. With voltage levels higher than $V_{\text{EN,high}}$ applied to the EN Input the device will be completely turned on. A voltage level lower than $V_{\text{EN,low}}$ sets the device to low quiescent current mode. In this condition the device is turned off and is not functional. The Enable Input has a build in hysteresis to avoid toggling between ON/OFF state, if signals with slow slope are applied to the input. Enable input pin has an internal pull down resistor.

8.2 Electrical Characteristics Enable Function

Table 7 Electrical Characteristics: Enable Function

 V_{BAT} = 13.5 V, T_j = -40°C to +150°C, all voltages with respect to ground, direction of currents as shown in **Figure 7** Application Diagram (unless otherwise specified)

Parameter	Symbol		Value	S	Unit	Note or Test Condition	Numbe r
		Min.	Тур.	Max.	_		
Enable Low Signal Valid	V _{EN,low}	-	-	0.8	V	-	P_8.2.1
Enable High Signal Valid	V _{EN,high}	2	-	-	V	see also startup time P_8.2.7	P_8.2.2
Enable Threshold Hysteresis	V _{EN,hyst}	50	-	-	mV	-	P_8.2.3
Enable Input current	/ _{EN,high}	-	-	5	μA	V _{EN} = 5 V	P_8.2.4
Enable Input current	/ _{EN,high}	-	-	20	μA	V _{EN} < 18 V	P_8.2.5
Enable internal pull-down resistor	R _{EN}	0.94	1.5	2.5	MΩ	V _{EN} < 5 V	P_8.2.6
Startup time	t _{en}	-	180	-	μs	$C_{Q} = 1 \mu F; V_{Q,nom} = 5 V;$ $I_{Q,load} = 150 mA;$ time from $V_{EN} > 2 V$ (0 V to 5 V transition) till $V_{Q} = 90\%$ of $V_{Q,nom}$	P_8.2.7



Application Information

9 Application Information

9.1 Application Diagram



Figure 7 Application Diagram

9.2 Selection of External Components

9.2.1 Input Pin

The typical input circuitry for a linear voltage regulator is shown in the application diagram above.

A ceramic capacitor at the input, in the range of 100nF to 470nF, is recommended to filter out the high frequency disturbances imposed by the line e.g. ISO pulses 3a/b. This capacitor must be placed very close to the input pin of the linear voltage regulator on the PCB.

An aluminum electrolytic capacitor in the range of 10μ F to 470μ F is recommended as an input buffer to smooth out high energy pulses, such as ISO pulse 2a. This capacitor should be placed close to the input pin of the linear voltage regulator on the PCB.

An overvoltage suppressor diode can be used to further suppress any high voltage beyond the maximum rating of the linear voltage regulator and protect the device against any damage due to over-voltage above 45 V.

The external components at the input are not mandatory for the operation of the voltage regulator, but they are recommended in order to protect the voltage regulator against external disturbances and damages.

Note: The following information is given as a hint for the implementation of the device only and shall not be regarded as a description or warranty of a certain functionality, condition or quality of the device.



Application Information

9.2.2 Output Pin

An output capacitor is mandatory for the stability of linear voltage regulators.

The requirement to the output capacitor is given in **"Functional Range" on Page 7**. The graph **"Output Capacitor Series Resistivity ESR**_{cQ} **vs. Output Current I**_Q**" on Page 13** shows the stable operation range of the device.

TLF4277-2LD is designed to be stable with extremely low ESR capacitors. According to the automotive requirements, ceramic capacitors with X5R or X7R dielectrics are recommended.

The output capacitor should be placed as close as possible to the regulator's output and GND pins and on the same side of the PCB as the regulator itself.

In case of rapid transients of input voltage or load current, the capacitance should be dimensioned in accordance and verified in the real application that the output stability requirements are fulfilled.

9.3 Thermal Considerations

Knowing the input voltage, the output voltage and the load profile of the application, the total power dissipation can be calculated:

$$P_{\rm D} = (V_{\rm I} - V_{\rm Q}) \times I_{\rm Q} + V_{\rm I} \times I_{\rm q}$$

with

- *P*_D: continuous power dissipation
- V_I: input voltage
- V_Q: output voltage
- *I*_o: output current
- I_{a} : quiescent current

The maximum acceptable thermal resistance R_{thJA} can then be calculated:

$$R_{\rm thJA,max} = (T_{\rm j,max} - T_{\rm a}) / P_{\rm D}$$

with

- *T*_{i.max}: maximum allowed junction temperature
- *T_a*: ambient temperature

Based on the above calculation the proper PCB type and the necessary heat sink area can be determined with reference to the specification in **"Thermal Resistance" on Page 8**.

Example

Application conditions:

 $V_{\rm q} = 13.5 \text{V}$ $V_{\rm q} = 5 \text{V}$ $I_{\rm q} = 100 \text{mA}$ $T_{\rm a} = 85^{\circ} \text{C}$

Calculation of $R_{thJA,max}$: $P_D = (V_1 - V_Q) \times I_Q + V_1 \times I_q$ $= (13.5V - 5V) \times 100mA + 13.5V \times 5.0mA$

(9.2)

(9.1)



Application Information

= 0.850W + 0.068W = 0.918W $R_{\text{thJA,max}} = (T_{j,\text{max}} - T_a) / P_D$ = (150°C - 85°C) / 0.918W = 70.8K/W

As a result, the PCB design must ensure a thermal resistance R_{thJA} lower than 70.8 K/W. According to "**Thermal Resistance**" on **Page 8**, at least 300 mm² heatsink area is needed on the FR4 1s0p PCB, or the FR4 2s2p board can be used.

9.4 Reverse Polarity Protection

TLF4277-2LD is self protected against reverse polarity faults and allows negative supply voltage. External reverse polarity diode is not needed. However, the absolute maximum ratings of the device as specified in **"Absolute Maximum Ratings" on Page 6** must be kept.

The reverse voltage causes several small currents to flow into the IC hence increasing its junction temperature. As the thermal shut down circuitry does not work in the reverse polarity condition, designers have to consider this in their thermal design.

9.5 Further Application Information

For further information you may contact http://www.infineon.com/



Package Outlines

10 Package Outlines



Figure 8 PG-TSON-10

Green Product (RoHS compliant)

To meet the world-wide customer requirements for environmentally friendly products and to be compliant with government regulations the device is available as a green product. Green products are RoHS-Compliant (i.e Pb-free finish on leads and suitable for Pb-free soldering according to IPC/JEDEC J-STD-020).

For further information on alternative packages, please visit our website: http://www.infineon.com/packages.



Revision History

11 Revision History

Revision	Date	Changes
1.01	2016-09-01	Editorial changes
1.0	2016-06-24	Initial version

Trademarks of Infineon Technologies AG

µHVIC[™], µIPM[™], µPFC[™], AU-ConvertIR[™], AURIX[™], C166[™], CanPAK[™], CIPOS[™], CIPURSE[™], CoolDP[™], CoolGaN[™], COOLIR[™], CoolMOS[™], CoolSET[™], CoolSiC[™], DAVE[™], DI-POL[™], DirectFET[™], DrBlade[™], EasyPIM[™], EconoBRIDGE[™], EconoDUAL[™], EconoPACK[™], EconoPIM[™], EiceDRIVER[™], eupec[™], FCOS[™], GaNpowIR[™], HEXFET[™], HITFET[™], HybridPACK[™], iMOTION[™], IRAM[™], ISOFACE[™], IsoPACK[™], LEDrivIR[™], LITIX[™], MIPAQ[™], ModSTACK[™], my-d[™], NovalithIC[™], OPTIGA[™], OptiMOS[™], ORIGA[™], PowIRaudio[™], PowIRStage[™], PrimePACK[™], PrimeSTACK[™], PROFET[™], PRO-SIL[™], RASIC[™], REAL3[™], SmartLEWIS[™], SOLID FLASH[™], SPOC[™], StrongIRFET[™], SupIRBuck[™], TEMPFET[™], TRENCHSTOP[™], TriCore[™], UHVIC[™], XHP[™], XMC[™].

Trademarks updated November 2015

Other Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

Edition 2016-09-01 Published by Infineon Technologies AG 81726 Munich, Germany

© 2016 Infineon Technologies AG. All Rights Reserved.

Do you have a question about any aspect of this document? Email: erratum@infineon.com

IMPORTANT NOTICE

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application. For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (www.infineon.com).

WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.