

### FEATURES

**Bandwidth: >400 MHz**

**Low insertion loss and on resistance: 2.2 Ω typical**

**On resistance flatness: 0.3 Ω typical**

**Single 3 V/5 V supply operation**

**Very low distortion: <0.3%**

**Low quiescent supply current: 1 nA typical**

**Fast switching times**

$t_{ON} = 6 \text{ ns}$

$t_{OFF} = 3 \text{ ns}$


**TTL-/CMOS-compatible**

**Pb-free packages**

16-lead QSSOP

16-lead 3 mm × 3 mm body LFCSP

### FUNCTIONAL BLOCK DIAGRAM



02373-001

Figure 1.

### GENERAL DESCRIPTION

The ADG774A is a monolithic CMOS device comprising four 2:1 multiplexer/demultiplexers with high impedance outputs. The CMOS process provides low power dissipation yet offers high switching speed and low on resistance. The on resistance variation is typically less than 0.5 Ω over the input signal range.

The bandwidth of the ADG774A is typically 400 MHz and this, coupled with low distortion (typically 0.3%), makes the part suitable for switching of high speed data signals.

The on resistance profile is very flat over the full analog input range ensuring excellent linearity and low distortion. CMOS construction ensures ultralow power dissipation.

The ADG774A operates from a single 3.3 V/5 V supply and is TTL logic-compatible. The control logic for each switch is shown in the truth table (see Table 5).

These switches conduct equally well in both directions when on. In the off condition, signal levels up to the supplies are blocked. The ADG774A switches exhibit break-before-make switching action.

### PRODUCT HIGHLIGHTS

1. Wide bandwidth data rates of >400 MHz.
2. Ultralow power dissipation.
3. Low leakage over temperature.
4. Break-before-make switching prevents channel shorting when the switches are configured as a multiplexer.
5. Crosstalk is typically -70 dB @ 10 MHz.
6. Off isolation is typically -65 dB @ 10 MHz.
7. Available in compact 3 mm × 3 mm LFCSP.

## TABLE OF CONTENTS

Features .....	1	ESD Caution.....	5
Functional Block Diagram .....	1	Pin Configurations and Function Descriptions .....	6
General Description .....	1	Typical Performance Characteristics .....	7
Product Highlights .....	1	Test Circuits.....	9
Revision History .....	2	Terminology .....	11
Specifications.....	3	Application Circuits .....	12
Single Supply .....	3	Outline Dimensions.....	13
Absolute Maximum Ratings.....	5	Ordering Guide .....	13

## REVISION HISTORY

### 4/16—Rev. B to Rev. C

Changed CP-16-3 to CP-16-27 .....	Throughout
Changes to Figure 3 and Table 4.....	6
Updated Outline Dimensions .....	13
Changes to Ordering Guide .....	13

### 8/06—Rev. A to Rev. B

Updated Format.....	Universal
Added LFCSP Model.....	Universal
Added Lead-Free Models .....	Universal
Changes to Table 3.....	5
Updated Outline Dimensions .....	13
Changes to Ordering Guide .....	13

### 4/03—Rev. 0 to Rev. A

Changes to TPCs 9–11 .....	5
Updated Outline Dimensions .....	8

### 7/01—Revision 0: Initial Version

**SPECIFICATIONS****SINGLE SUPPLY**

$V_{DD} = 5 \text{ V} \pm 10\%$ , GND = 0 V, all specifications  $T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted.<sup>1</sup>

**Table 1.**

Parameter	B Version		Unit	Test Conditions/Comments
	25°C	$T_{MIN}$ to $T_{MAX}$		
ANALOG SWITCH				
Analog Signal Range		0 to 2.5	V	
On Resistance, $R_{ON}$	2.2		$\Omega$ typ	$V_D = 0 \text{ V}$ to 1 V, $I_S = -10 \text{ mA}$
	3.5	4	$\Omega$ max	
On Resistance Match Between Channels, $\Delta R_{ON}$	0.15		$\Omega$ typ	$V_D = 0 \text{ V}$ to 1 V, $I_S = -10 \text{ mA}$
		0.5	$\Omega$ max	
On Resistance Flatness, $R_{FLAT(ON)}$	0.3		$\Omega$ typ	$V_D = 0 \text{ V}$ to 1 V, $I_S = -10 \text{ mA}$
		0.6	$\Omega$ max	
LEAKAGE CURRENTS				
Source Off Leakage, $I_S$ (OFF)	$\pm 0.001$		nA typ	$V_D = 3 \text{ V}/1 \text{ V}, V_S = 1 \text{ V}/3 \text{ V}$ , see Figure 17
	$\pm 0.1$	$\pm 0.25$	nA max	
Drain Off Leakage, $I_D$ (OFF)	$\pm 0.001$		nA typ	$V_D = 3 \text{ V}/1 \text{ V}, V_S = 1 \text{ V}/3 \text{ V}$ , see Figure 17
	$\pm 0.1$	$\pm 0.25$	nA max	
Channel On Leakage, $I_D, I_S$ (ON)	$\pm 0.001$		nA typ	$V_D = V_S = 3 \text{ V}/1 \text{ V}$ , see Figure 18
	$\pm 0.1$	$\pm 0.25$	nA max	
DIGITAL INPUTS				
Input High Voltage, $V_{INH}$		2.4	V min	
Input Low Voltage, $V_{INL}$		0.8	V max	
Input Current				
$I_{INL}$ or $I_{INH}$	0.001		$\mu\text{A}$ typ	$V_{IN} = V_{INL}$ or $V_{INH}$
		$\pm 0.1$	$\mu\text{A}$ max	
Digital Input Capacitance, $C_{IN}$		3	pF typ	
DYNAMIC CHARACTERISTICS <sup>2</sup>				
$t_{ON}, t_{ON}(\overline{EN})$		6	ns typ	$C_L = 35 \text{ pF}, R_L = 50 \Omega, V_S = 2 \text{ V}$ , see Figure 22
		12	ns max	
$t_{OFF}, t_{OFF}(\overline{EN})$		3	ns typ	$C_L = 35 \text{ pF}, R_L = 50 \Omega, V_S = 2 \text{ V}$ , see Figure 22
		6	ns max	
Break-Before-Make Time Delay, $t_D$		3	ns typ	$C_L = 35 \text{ pF}, R_L = 50 \Omega, V_{S1} = V_{S2} = 2 \text{ V}$ , see Figure 23
		1	ns min	
Off Isolation		-65	dB typ	$f = 10 \text{ MHz}, R_L = 50 \Omega$ , see Figure 20
Channel-to-Channel Crosstalk		-70	dB typ	$f = 10 \text{ MHz}, R_L = 50 \Omega$ , see Figure 21
Bandwidth -3 dB		400	MHz typ	$R_L = 50 \Omega$ , see Figure 19
Distortion		0.3	% typ	$R_L = 100 \Omega$
Charge Injection		6	pC typ	$C_L = 1 \text{ nF}$ , see Figure 24, $V_S = 0 \text{ V}$
$C_S$ (OFF)		5	pF typ	
$C_D$ (OFF)		7.5	pF typ	
$C_D, C_S$ (ON)		12	pF typ	
POWER REQUIREMENTS				
$I_{DD}$		1	$\mu\text{A}$ max	$V_{DD} = 5.5 \text{ V}$
		0.001	$\mu\text{A}$ typ	Digital inputs = 0 V or $V_{DD}$

<sup>1</sup> Temperature range for B version is  $-40^\circ\text{C}$  to  $+85^\circ\text{C}$ .

<sup>2</sup> Guaranteed by design, not subject to production test.

$V_{DD} = 3 \text{ V} \pm 10\%$ , GND = 0 V, all specifications  $T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted.<sup>1</sup>

Table 2.

Parameter	B Version 25°C	T <sub>MIN</sub> to T <sub>MAX</sub>	Unit	Test Conditions/Comments
ANALOG SWITCH				
Analog Signal Range		0 to 1.5	V	
On Resistance, R <sub>ON</sub>	4		Ω typ	$V_D = 0 \text{ V}$ to 1 V, $I_S = -10 \text{ mA}$
	6	7	Ω max	
On Resistance Match Between Channels, ΔR <sub>ON</sub>	0.15		Ω typ	$V_D = 0 \text{ V}$ to 1 V, $I_S = -10 \text{ mA}$
		0.5	Ω max	
On Resistance Flatness, R <sub>FLAT(ON)</sub>	1.5		Ω typ	$V_D = 0 \text{ V}$ to 1 V, $I_S = -10 \text{ mA}$
		3	Ω max	
LEAKAGE CURRENTS				
Source Off Leakage, I <sub>S</sub> (OFF)	±0.001		nA typ	$V_D = 2 \text{ V}/1 \text{ V}, V_S = 1 \text{ V}/2 \text{ V}$ , see Figure 17
	±0.1	±0.25	nA max	
Drain Off Leakage, I <sub>D</sub> (OFF)	±0.001		nA typ	$V_D = 2 \text{ V}/1 \text{ V}, V_S = 1 \text{ V}/2 \text{ V}$ , see Figure 17
	±0.1	±0.25	nA max	
Channel On Leakage, I <sub>D</sub> , I <sub>S</sub> (ON)	±0.001		nA typ	$V_D = V_S = 2 \text{ V}/1 \text{ V}$ , see Figure 18
	±0.1	±0.25	nA max	
DIGITAL INPUTS				
Input High Voltage, V <sub>INH</sub>		2.0	V min	
Input Low Voltage, V <sub>INL</sub>		0.4	V max	
Input Current				
I <sub>INL</sub> or I <sub>INH</sub>	0.001		μA typ	$V_{IN} = V_{INL}$ or $V_{INH}$
		±0.1	μA max	
Digital Input Capacitance, C <sub>IN</sub>		3	pF typ	
DYNAMIC CHARACTERISTICS <sup>2</sup>				
t <sub>ON</sub> , t <sub>OFF</sub> (EN)	7		ns typ	C <sub>L</sub> = 35 pF, R <sub>L</sub> = 50 Ω, V <sub>S</sub> = 1.5 V, see Figure 22
	14		ns max	
t <sub>OFF</sub> , t <sub>ON</sub> (EN)	4		ns typ	C <sub>L</sub> = 35 pF, R <sub>L</sub> = 50 Ω, V <sub>S</sub> = 1.5 V, see Figure 22
	8		ns max	
Break-Before-Make Time Delay, t <sub>D</sub>	3		ns typ	C <sub>L</sub> = 35 pF, R <sub>L</sub> = 50 Ω, V <sub>S1</sub> = V <sub>S2</sub> = 1.5 V, see Figure 23
	1		ns min	
Off Isolation	-65		dB typ	f = 10 MHz, R <sub>L</sub> = 50 Ω
Channel-to-Channel Crosstalk	-70		dB typ	f = 10 MHz, R <sub>L</sub> = 50 Ω, see Figure 21
Bandwidth -3 dB	400		MHz typ	R <sub>L</sub> = 50 Ω, see Figure 19
Distortion	1.5		% typ	R <sub>L</sub> = 100 Ω
Charge Injection	4		pC typ	C <sub>L</sub> = 1 nF, see Figure 24, V <sub>S</sub> = 0 V
C <sub>S</sub> (OFF)	5		pF typ	
C <sub>D</sub> (OFF)	7.5		pF typ	
C <sub>D</sub> , C <sub>S</sub> (ON)	12		pF typ	
POWER REQUIREMENTS				
I <sub>DD</sub>		1	μA max	$V_{DD} = 3.3 \text{ V}$
	0.001		μA typ	Digital inputs = 0 V or $V_{DD}$

<sup>1</sup> Temperature range for B version is -40°C to +85°C.

<sup>2</sup> Guaranteed by design, not subject to production test.

## ABSOLUTE MAXIMUM RATINGS

$T_A = 25^\circ\text{C}$ , unless otherwise noted.

Table 3.

Parameters	Rating
$V_{DD}$ to GND	-0.3 V to +6 V
Analog, Digital Inputs <sup>1</sup>	-0.3 V to $V_{DD} + 0.3$ V or 30 mA, whichever occurs first
Continuous Current, S or D	100 mA
Peak Current, S or D	300 mA (pulsed at 1 ms, 10% duty cycle max)
Operating Temperature Range Industrial (B Version)	-40°C to +85°C
Storage Temperature Range	-65°C to +150°C
Junction Temperature	150°C
Thermal Impedance, $\theta_{JA}$	
16-Lead QSSOP	105.44°C/W <sup>2</sup>
16-Lead LFCSP (3 mm × 3 mm)	48.7°C/W <sup>2</sup>
Lead Temperature Soldering	
Vapor Phase (60 sec)	215°C
Infrared (15 sec)	220°C
Reflow Soldering (Pb-free)	
Peak Temperature	260°C (+0°C/-5°C)
Time at Peak Temperature	10 sec to 40 sec

<sup>1</sup> Overvoltages at IN, S, or D are clamped by internal diodes. Current should be limited to the maximum ratings given.

<sup>2</sup> Measured with the device soldered on a four-layer board.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

### ESD CAUTION



#### ESD (electrostatic discharge) sensitive device.

Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

## PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS




Figure 2. QSOP Pin Configuration




Figure 3. LFCSP Pin Configuration

Table 4. Pin Function Descriptions

Pin No.		Mnemonic	Function
QSOP	LFCSP		
1	15	IN	Logic Control Input.
2	16	S1A	Source Terminal 1A. May be an input or output.
3	1	S1B	Source Terminal 1B. May be an input or output.
4	2	D1	Drain Terminal D1. May be an input or output.
5	3	S2A	Source Terminal 2A. May be an input or output.
6	4	S2B	Source Terminal 2B. May be an input or output.
7	5	D2	Drain Terminal D2. May be an input or output.
8	6	GND	Ground (0 V) Reference.
9	7	D3	Drain Terminal D3. May be an input or output.
10	8	S3B	Source Terminal 3B. May be an input or output.
11	9	S3A	Source Terminal 3A. May be an input or output.
12	10	D4	Drain Terminal D4. May be an input or output.
13	11	S4B	Source Terminal 4B. May be an input or output.
14	12	S4A	Source Terminal 4A. May be an input or output.
15	13	EN	Logic Control Input. When high, all switches are disabled.
16	14	V <sub>DD</sub>	Most Positive Power Supply Potential.
Not applicable	17	EPAD	Exposed Pad. The exposed pad must be tied to GND.

Table 5. Truth Table

EN	IN	D1	D2	D3	D4	Function
1	X	Hi-Z	Hi-Z	Hi-Z	Hi-Z	DISABLE
0	0	S1A	S2A	S3A	S4A	IN = 0
0	1	S1B	S2B	S3B	S4B	IN = 1

## TYPICAL PERFORMANCE CHARACTERISTICS




Figure 4. On Resistance as a Function of Drain ( $V_D$ ) or Source ( $V_S$ ) Voltage for  $V_{DD} = 5\text{ V} \pm 10\%$




Figure 7. On Resistance as a Function of Drain ( $V_D$ ) or Source ( $V_S$ ) Voltage for Different Temperatures with 3 V Single Supplies




Figure 5. On Resistance as a Function of Drain ( $V_D$ ) or Source ( $V_S$ ) Voltage for  $V_{DD} = 3\text{ V} \pm 10\%$




Figure 8. Leakage Current as a Function of Drain ( $V_D$ ) or Source ( $V_S$ ) Voltage for  $V_{DD} = 5\text{ V}$




Figure 6. On Resistance as a Function of Drain ( $V_D$ ) or Source ( $V_S$ ) Voltage for Different Temperatures with 5 V Single Supplies




Figure 9. Leakage Current as a Function of Drain ( $V_D$ ) or Source ( $V_S$ ) Voltage for  $V_{DD} = 3\text{ V}$





Figure 10. Leakage Current as a Function of Temperature,  $V_{DD} = 5\text{ V}$



02373-012







Figure 11. Leakage Current as a Function of Temperature,  $V_{DD} = 3\text{ V}$



02373-013



02373-011



02373-014

## TEST CIRCUITS




Figure 16. On Resistance




Figure 17. Off Leakage




Figure 18. On Leakage




Figure 19. Bandwidth




Figure 20. Off Isolation




Figure 21. Channel-to-Channel Crosstalk




Figure 22. Switching Times

02373-022





Figure 23. Break-Before-Make Time Delay

02373-023



02373-027

Figure 24. Charge Injection

## TERMINOLOGY

**V<sub>DD</sub>**

Most positive power supply potential.

**GND**

Ground (0 V) reference.

**S**

Source terminal. May be an input or output.

**D**

Drain terminal. May be an input or output.

**IN**

Logic control input.

**EN**

Logic control input.

**R<sub>ON</sub>**

Ohmic resistance between D and S.

**ΔR<sub>ON</sub>**On resistance match between any two channels, that is,  
 $R_{ON\ max} - R_{ON\ min}$ .**R<sub>FLAT(ON)</sub>**

Flatness is defined as the difference between the maximum and minimum value of on resistance as measured over the specified analog signal range.

**I<sub>s</sub> (OFF)**

Source leakage current with the switch off.

**I<sub>d</sub> (OFF)**

Drain leakage current with the switch off.

**I<sub>d</sub>, I<sub>s</sub> (ON)**

Channel leakage current with the switch on.

**V<sub>D</sub> (V<sub>s</sub>)**

Analog voltage on the D and S terminals.

**C<sub>s</sub> (OFF)**

Off switch source capacitance.

**C<sub>d</sub> (OFF)**

Off switch drain capacitance.

**C<sub>d</sub>, C<sub>s</sub> (ON)**

On switch capacitance.

**t<sub>ON</sub>**

Delay between applying the digital control input and the output switching on. See Figure 22.

**t<sub>OFF</sub>**

Delay between applying the digital control input and the output switching off.

**t<sub>D</sub>**

Off time or on time measured between the 80% points of both switches when switching from one address state to another. See Figure 23.

**Crosstalk**

A measure of unwanted signal that is coupled through from one channel to another because of parasitic capacitance.

**Off Isolation**

A measure of unwanted signal coupling through an off switch.

**Bandwidth**

Frequency response of the switch in the on state measured at 3 dB down.

**Distortion** $R_{FLAT(ON)}/R_L$

## APPLICATION CIRCUITS




Figure 25. Full Duplex Transceiver

02373-015




Figure 26. Loop Back

02373-016




Figure 27. Line Termination

02373-017





Figure 28. Line Clamp

02373-018


## OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MO-137-AB  
 CONTROLLING DIMENSIONS ARE IN INCHES; MILLIMETER DIMENSIONS  
 (IN PARENTHESES) ARE ROUNDED-OFF INCH EQUIVALENTS FOR  
 REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

09-12-2014-A

Figure 29. 16-Lead Shrink Small Outline Package [QSOP]  
 (RQ-16)  
 Dimensions shown in inches and (millimeters)



FOR PROPER CONNECTION OF  
 THE EXPOSED PAD, REFER TO  
 THE PIN CONFIGURATION AND  
 FUNCTION DESCRIPTIONS  
 SECTION OF THIS DATA SHEET.

01-26-2012-A

COMPLIANT TO JEDEC STANDARDS MO-220-WEED-6.  
 Figure 30. 16-Lead Lead Frame Chip Scale Package [LFCSP]  
 3 mm × 3 mm Body and 0.75 mm Package Height  
 (CP-16-27)  
 Dimensions shown in millimeters

## ORDERING GUIDE

Model <sup>1</sup>	Temperature Range	Package Description	Package Option
ADG774ABRQ-REEL7	-40°C to +85°C	16-Lead Shrink Small Outline Package [QSOP]	RQ-16
ADG774ABRQZ	-40°C to +85°C	16-Lead Shrink Small Outline Package [QSOP]	RQ-16
ADG774ABRQZ-REEL	-40°C to +85°C	16-Lead Shrink Small Outline Package [QSOP]	RQ-16
ADG774ABRQZ-REEL7	-40°C to +85°C	16-Lead Shrink Small Outline Package [QSOP]	RQ-16
ADG774ABCPZ-REEL	-40°C to +85°C	16-Lead Lead Frame Chip Scale Package [LFCSP]	CP-16-27
ADG774ABCPZ-R2	-40°C to +85°C	16-Lead Lead Frame Chip Scale Package [LFCSP]	CP-16-27

<sup>1</sup> Z = RoHS Compliant Part.

**NOTES**