

January 2011

# **FDQ7236AS**

# Dual Notebook Power Supply N-Channel PowerTrench® in SO-14 Package


#### **General Description**


The FDQ7236AS is designed to replace two single SO-8 MOSFETs in DC to DC power supplies. The high-side switch (Q1) is designed with specific emphasis on reducing switching losses while the low-side switch (Q2) is optimized to reduce conduction losses using Fairchild's SyncFET TM technology. The FDQ7236AS includes a patented combination of a MOSFET monolithically integrated with a Schottky diode.

#### **Features**

- Q2: 14 A, 30V.  $R_{DS(on)} = 8.7 \text{ m}\Omega$  @  $V_{GS} = 10V$   $R_{DS(on)} = 10.5 \text{ m}\Omega$  @  $V_{GS} = 4.5V$
- Q1: 11 A, 30V.  $R_{DS(on)} = 13.2 \text{ m}\Omega$  @  $V_{GS} = 10V$   $R_{DS(on)} = 16 \text{ m}\Omega$  @  $V_{GS} = 4.5V$







### Absolute Maximum Ratings T<sub>A</sub> = 25°C unless otherwise noted

Symbol	Parameter	Q2	Q1	Units	
V <sub>DSS</sub>	Drain-Source Voltage	30	30	V	
V <sub>GSS</sub>	Gate-Source Voltage	±20	±20	V	
I <sub>D</sub>	Drain Current - Continuous (Note 1a)	14	11	Α	
	- Pulsed	50	50		
P <sub>D</sub>	Power Dissipation for Single Operation (Note 1a & 1b)	2.4	1.8	W	
	(Note 1c & 1d)	1.3	1.1		
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Junction Temperature Range	-55 to	-55 to +150		

#### **Thermal Characteristics**

R <sub>θJA</sub>	Thermal Resistance, Junction-to-Ambient (Note 1a & 1b)	52	68	°C/W
	(Note 1c & 1d)	94	118	

### **Package Marking and Ordering Information**

Device Marking	Device	Reel Size	Tape width	Quantity
FDQ7236AS	FDQ7236AS	13"	16mm	2500 units

Symbol	Parameter	Test C	Conditions	Туре	Min	Тур	Max	Units
Off Cha	racteristics							
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	$V_{GS} = 0 \text{ V},$ $V_{GS} = 0 \text{ V},$	$I_D = 1 \text{ mA}$ $I_D = 250 \mu\text{A}$	Q2 Q1	30 30			V
<u>ΔBV<sub>DSS</sub></u> ΔT <sub>J</sub>	Breakdown Voltage Temperature Coefficient	$I_D = 10 \text{ mA}, \text{ Re}$ $I_D = 250 \mu\text{A}, \text{ Re}$	eferenced to 25°C eferenced to 25°C	Q2 Q1		25 24		mV/°C
I <sub>DSS</sub>	Zero Gate Voltage Drain Current			Q2 Q1			500 1	μА
		$V_{DS} = 24 \text{ V}, \text{ V}$ $T_{J} = 125^{\circ}\text{C}$		Q2 Q1		5.6 40		mA μA
I <sub>GSS</sub>	Gate-Body Leakage	$V_{GS} = \pm 20 \text{ V},$	$V_{DS} = 0 V$	ALL			±100	nA
On Cha	racteristics (Note 2)							
$V_{\text{GS(th)}}$	Gate Threshold Voltage	$V_{DS} = V_{GS},$ $V_{DS} = V_{GS},$	$I_D = 1 \text{ mA}$ $I_D = 250 \mu\text{A}$	Q2 Q1	1	1.8 1.7	3	V
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate Threshold Voltage Temperature Coefficient	$I_D = 10 \text{ mA}, \text{ Re}$	eferenced to 25°C eferenced to 25°C	Q2 Q1		-3 -4		mV/°C
R <sub>DS(on)</sub>	Static Drain-Source On-Resistance	$V_{GS} = 10 \text{ V},$ $V_{GS} = 4.5 \text{ V},$ $V_{GS} = 10 \text{ V}, I_{D}$	$I_D = 14 \text{ A}$ $I_D = 13 \text{ A}$ $= 14A, T_J = 125^{\circ}C$	Q2		7.2 8.7 10	8.7 10.5 12.5	mΩ
		$V_{GS} = 10 \text{ V},$ $V_{GS} = 4.5 \text{ V},$ $V_{GS} = 10 \text{ V}.$ In	$I_D = 11 A$ $I_D = 10 A$ $= 11. T_1 = 125$ °C	Q1		11 13 15	13.2 16 19	
$I_{D(on)}$	On–State Drain Current	$V_{GS} = 10 \text{ V},$ $V_{GS} = 10 \text{ V},$ $V_{DS} = 10 \text{ V},$	$V_{DS} = 5 V$ $V_{DS} = 5 V$	Q2 Q1	50 50			Α
g <sub>FS</sub>	Forward Transconductance	$V_{DS} = 10 \text{ V},$ $V_{DS} = 10 \text{ V},$		Q2 Q1		58 43		S
Dynami	c Characteristics							
C <sub>iss</sub>	Input Capacitance	V <sub>DS</sub> = 15 V,	V <sub>GS</sub> = 0 V,	Q2 Q1		1530 920		pF
C <sub>oss</sub>	Output Capacitance	f = 1.0 MHz		Q2 Q1		440 190		pF
C <sub>rss</sub>	Reverse Transfer Capacitance			Q2 Q1		160 120		pF
$R_g$	Gate Resistance	$V_{GS} = 15 \text{mV}, f$	= 1.0 MHz	Q2 Q1		1.9		Ω

Symbol	Parameter	Test Conditions	Туре	Min	Тур	Max	Units
Switchi	ng Characteristics (Note 2)						
$t_{\text{d(on)}} \\$	Turn-On Delay Time		Q2 Q1		12 9	21 18	ns
t <sub>r</sub>	Turn-On Rise Time	$V_{DD} = 15 \text{ V}, \qquad I_{D} = 1 \text{ A},$	Q2 Q1		13 5	23 10	ns
$t_{\text{d(off)}}$	Turn-Off Delay Time	$V_{GS} = 10V$ , $R_{GEN} = 6 \Omega$	Q2 Q1		30 27	49 43	ns
t <sub>f</sub>	Turn-Off Fall Time		Q2 Q1		19 4	35 8	ns
$t_{\text{d(on)}}$	Turn-On Delay Time		Q2 Q1		17 11	30 20	ns
t <sub>r</sub>	Turn-On Rise Time	$V_{DD} = 15 \text{ V}, \qquad I_{D} = 1 \text{ A},$	Q2 Q1		18 15	32 26	ns
$t_{\text{d(off)}} \\$	Turn-Off Delay Time	$V_{GS} = 4.5V$ , $R_{GEN} = 6 \Omega$	Q2 Q1		28 16	44 29	ns
t <sub>f</sub>	Turn-Off Fall Time		Q2 Q1		13 9	23 18	ns
$Q_{g(TOT)} \\$	Total Gate Charge, V <sub>GS</sub> = 10V	Q2 V <sub>DS</sub> = 15 V, I <sub>D</sub> = 14A	Q2 Q1		28 17	39 24	nC
$Q_{g(TOT)} \\$	Total Gate Charge, V <sub>GS</sub> = 5V	Q1	Q2 Q1		15 9	21 19	nC
$Q_{gs}$	Gate-Source Charge	$V_{DS} = 15 \text{ V}, I_{D} = 11 \text{A}$	Q2 Q1		4.1 2.7		nC
$Q_{gd}$	Gate-Drain Charge		Q2 Q1		4.9 3.3		nC
Drain-S	ource Diode Characteristic	s and Maximum Ratings					
Is	Maximum Continuous Drain-Source		Q2 Q1			3.4 2.1	А
$V_{SD}$	Drain-Source Diode Forward Voltage		Q2 Q1		0.5 0.4 0.7	0.7	V
t <sub>rr</sub>	Diode Reverse Recovery Time	I <sub>F</sub> = 14A	Q2		22		ns
Qrr	Diode Reverse Recovery Charge	$dI_F/dt = 300 \text{ A/}\mu\text{s}$			15		nC
t <sub>rr</sub>	Diode Reverse Recovery Time	I <sub>F</sub> = 11A	Q1		16		ns
Q <sub>rr</sub>	Diode Reverse Recovery Charge	dI <sub>F</sub> /dt = 100 A/μs			5		nC

#### NOTE:

 R<sub>0,IA</sub> is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. R<sub>0,IC</sub> is guaranteed by design while R<sub>0,CA</sub> is determined by the user's board design.



- a) 68°C/W when mounted on a 1in² pad of 2 oz copper (Q1).
- b) 52°C/W when mounted on a 1in² pad of 2 oz copper (Q2).



- 118°C/W when mounted on a minimum pad of 2 oz copper (Q1).
- d) 94°C/W when mounted on a minimum pad of 2 oz copper (Q2).

Scale 1 : 1 on letter size paper

2. Pulse Test: Pulse Width <  $300\mu$ s, Duty Cycle < 2.0%




Figure 1. On-Region Characteristics.




Figure 3. On-Resistance Variation with Temperature.




Figure 5. Transfer Characteristics.




Figure 2. On-Resistance Variation with Drain Current and Gate Voltage.




Figure 4. On-Resistance Variation with Gate-to-Source Voltage.





Figure 6. Body Diode Forward Voltage Variation with Source Current and Temperature.







Figure 7. Gate Charge Characteristics.








Figure 9. Maximum Safe Operating Area.







Figure 11. Transient Thermal Response Curve.

Thermal characterization performed using the conditions described in Note 1d. Transient thermal response will change depending on the circuit board design

# SyncFET Schottky Body Diode Characteristics


Fairchild's SyncFET process embeds a Schottky diode in parallel with PowerTrench MOSFET. This diode exhibits similar characteristics to a discrete external Schottky diode in parallel with a MOSFET. Figure 12 shows the reverse recovery characteristic of the FDQ7236AS Q2.



TIME: 12nS/div

Figure 12. FDQ7236AS SyncFET body diode reverse recovery characteristic.

For comparison purposes, Figure 13 shows the reverse recovery characteristics of the body diode of an equivalent size MOSFET produced without SyncFET(FDS6670A).



TIME: 12nS/div

Figure 13. Non-SyncFET (FDS6670A) body diode reverse recovery characteristic.

Schottky barrier diodes exhibit significant leakage at high temperature and high reverse voltage. This will increase the power dissipated in the device.




Figure 14. SyncFET body diode reverse leakage versus drain-source voltage and temperature.




Figure 15. On-Region Characteristics.




Figure 17. On-Resistance Variation with Temperature.




Figure 19. Transfer Characteristics.




Figure 16. On-Resistance Variation with Drain Current and Gate Voltage.




Figure 18. On-Resistance Variation with Gate-to-Source Voltage.





Figure 20. Body Diode Forward Voltage Variation with Source Current and Temperature.







Figure 21. Gate Charge Characteristics.








Figure 23. Maximum Safe Operating Area.

Figure 24. Single Pulse Maximum Power Dissipation.




Figure 25. Transient Thermal Response Curve.

Thermal characterization performed using the conditions described in Note 1c Transient thermal response will change depending on the circuit board design.





#### TRADEMARKS

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

AccuPower™ Auto-SPM™ AX-CAPTM\* BitSiC<sup>®</sup> Build it Now™ CorePLUS™ CorePOWER™ CROSSVOLT™

CTL™ Current Transfer Logic™ DEUXPEED® Dual Cool™ EcoSPARK<sup>®</sup> EfficentMax™ ESBC™

Fairchild<sup>®</sup> Fairchild Semiconductor® FACT Quiet Series™

FACT<sup>®</sup> FAST® FastvCore<sup>™</sup> FETBench™ FlashWriter® \* FPS™ F-PFS™ FRFET®

Global Power Resource<sup>SM</sup> Green FPS™ Green FPS™ e-Series™

Gmax™ GTO™ IntelliMAX™ ISOPLANAR™ MegaBuck™

MIČROCOUPLER™ MicroFET™ MicroPak™ MicroPak2™ MillerDrive™ MotionMax™ Motion-SPM™ mWSaver™ OptiHiT™ OPTOLOGIC® OPTOPLANAR®

PDP SPM™

Power-SPM™ PowerTrench® PowerXS<sup>TM</sup>

Programmable Active Droop™ OFFT

QSTM Quiet Series™

RapidConfigure™ Saving our world, 1mW/W/kW at a time™

SignalWise™ SmartMax™ SMART START™ SPM® STEALTH™ SuperFET® SuperSOT™-3 SuperSOT™-6 SuperSOT™-8 SupreMOS® SyncFET™

Sync-Lock™ SYSTEM®\* **G**ENERAL

The Power Franchise®

The Right Technology for Your Success™

franchise TinyBoost™ TinyBuck™ TinyCalc™ TinyLogic<sup>®</sup> TINYOPTO™ TinyPower™ TinyPWM™ TinyWire™ TranSiC<sup>®</sup> TriFault Detect™ TRUECURRENT®\* uSerDes™

bwer

UHC Ultra FRFET™ UniFET™ VCX™ VisualMax™ XSTM

\*Trademarks of System General Corporation, used under license by Fairchild Semiconductor.

#### DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

**LIFE SUPPORT POLICY**FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used here in:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or

#### ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, www.Fairchildsemi.com, under Sales Support.

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufactures of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed application, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handing and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address and warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

#### PRODUCT STATUS DEFINITIONS **Definition of Terms**

Datasheet Identification Product Status		Definition		
Advance Information Formative / In Design		Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.		
Preliminary	First Production	Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.		
No Identification Needed	Full Production	Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.		
Obsolete	Not In Production	Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.		

Rev. 154