

Technical documentation





SLAS778C - FEBRUARY 2013 - REVISED SEPTEMBER 2021

TAS2505 2.6-W Digital/Analog Input Class-D Speaker Amplifier With Audio Processing

1 Features

Texas

INSTRUMENTS

- Mono Class-D BTL Speaker Amplifier
 - 2.6 W at 10% THD N (4Ω, 5.5 V)
 - 1.7 W at 10% THD+N (8 Ω, 5.5 V)
- Supports both Digital and Analog Input
- Single Supply 2.7 V to 5.5 V
- Load Diagnostic Functions:
 - Output-to-GND Short
 - Terminal-to-Terminal Short
 - Output-to-Power Short
 - Over Temperature
 - Input DC
- Supports 9-kHz to 96-kHz Sample Rates
- Two Single-Ended Inputs with Output Mixing and • Level Control
- Embedded Power-On-Reset
- Programmable Digital Audio Processing:
 - Bass Boost
 - Treble
 - EQ (up to 6 Biguads)
- I²S, Left-Justified, Right-Justified, DSP, and TDM Audio Interfaces
- I²C and SPI Control With Auto-Increment
- 24-Pin, VQFN Package

2 Applications

- Instrument Cluster
- Automotive Emergency Call (eCall)
- **Telematics**

3 Description

The TAS2505 is a mono Class-D speaker amp that supports both Digital and Analog inputs. The device is ideal for automotive instrument cluster, emergency call (eCall), and telematics applications. Direct I²S input removes the need for an external DAC in the audio signal path. In addition to integration, the device features programmable audio processing. The onboard DSP supports bass boost, treble, and EQ (up to 6 biguads). An on-chip PLL provides the highspeed clock needed by the DSP. The volume level is register controlled.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TAS2505	VQFN (24)	4.00 mm × 4.00 mm

For all available packages, see the orderable addendum at (1)the end of the data sheet.



Simplified Block Diagram





Page

Table of Contents

1 Features1	7.1 Overview14
2 Applications1	7.2 Functional Block Diagram14
3 Description1	7.3 Feature Description
4 Revision History	7.4 Device Functional Modes16
5 Pin Configuration and Functions	7.5 Register Map19
6 Specifications	8 Application and Implementation
6.1 Absolute Maximum Ratings4	8.1 Application Information 22
6.2 ESD Ratings	8.2 Typical Applications
6.3 Recommended Operating Conditions4	9 Power Supply Recommendations
6.4 Thermal Information4	10 Layout
6.5 Electrical Characteristics5	10.1 Layout Guidelines
6.6 I ² S/LJF/RJF Timing in Master Mode7	10.2 Layout Example26
6.7 I ² S/LJF/RJF Timing in Slave Mode7	11 Device and Documentation Support27
6.8 DSP Timing in Master Mode7	11.1 Documentation Support27
6.9 DSP Timing in Slave Mode7	11.2 Receiving Notification of Documentation Updates 27
6.10 I ² C Interface Timing8	11.3 Community Resources27
6.11 SPI Interface Timing8	11.4 Trademarks
6.12 Typical Characteristics11	12 Mechanical, Packaging, and Orderable
7 Detailed Description14	Information

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

С	hanges from Revision B (November 2016) to Revision C (September 2021)	Page
•	Removed all references to LDO mode and LDO_SEL pin throughout data sheet	1

Changes from Revision A (February 2013) to Revision B (November 2016)

С	hanges from Revision * (February 2013) to Revision A (February 2013)	Page
•	Deleted P _O (Max Output power) SPKVDD = 5.5 V, THD = 10%	5
	Changed P_O (Max Output power) SPKVDD = 5.5 V value From: TYP = 2.1 W To: MAX = 2 W	



5 Pin Configuration and Functions



Figure 5-1. RGE Package 24-Pin VQFN Top View

Table 5-1. Pin Functions

PIN			DESCRIPTION	
NO.	NAME		DESCRIPTION	
1	SPI_SEL	I	Selects between SPI and I ² C digital interface modes; (1 = SPI mode) (0 = I ² C mode)	
2	RST	I	Reset for logic, state machines, and digital filters; asserted LOW.	
3	AINL	I	Analog single-ended line left input	
4	AINR	I	Analog single-ended line right input	
5	NC	0	No Connect (Leave unconnected)	
6	AVSS	GND	Analog Ground, 0 V	
7	AVDD	PWR	Analog Core Supply Voltage, 1.5 V to 1.95 V	
8	LDO_SEL	I	Connect to ground.	
9	SPKM	0	Class-D speaker driver inverting output	
10	SPKVDD	PWR	Class-D speaker driver power supply	
11	SPKVSS	PWR	Class-D speaker driver power supply ground supply	
12	SPKP	0	Class-D speaker driver noninverting output	
13	DIN	I	Audio Serial Data Bus Input Data	
14	WCLK	I/O	Audio Serial Data Bus Word Clock	
15	BCLK	I/O	Audio Serial Data Bus Bit Clock	
16	MCLK	I	Master CLK Input / Reference CLK for CLK Multiplier - PLL (On startup PLLCLK = CLKIN)	
17	MISO	0	SPI Serial Data Output	
18	GPIO/DOUT	I/O/Z	GPIO / Audio Serial Bus Output	
19	SCL/SSZ	I	Either I ² C Input Serial Clock or SPI Chip Select Signal depending on SPI_SEL state	
20	SDA/MOSI	I	Either I ² C Serial Data Input or SPI Serial Data Input depending on SPI_SEL state.	
21	SCLK	I	Serial clock for SPI interface	
22	IOVDD	PWR	I/O Power Supply, 1.1 V to 3.6 V	
23	DVDD	PWR	Digital Power Supply, 1.65 V to 1.95 V	
24	DVSS	GND	Digital Ground, 0 V	

(1) I = Input, O = Output, GND = Ground, PWR = Power, Z = High Impedance

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) ⁽¹⁾

	MIN	MAX	UNIT
AVDD to AVSS	-0.3	2.2	V
DVDD to DVSS	-0.3	2.2	V
SPKVDD to SPKVSS	-0.3	6	V
IOVDD to IOVSS	-0.3	3.9	V
Digital input voltage	IOVSS – 0.3	IOVDD + 0.3	V
Analog input voltage	AVSS – 0.3	AVDD + 0.3	V
Operating temperature	-40	85	°C
Junction temperature, T _J Max		105	°C
Power dissipation for VQFN package (with thermal pad soldered to board)	(T _J Max	— Τ _A) / θ _{JA}	W
Storage temperature, T _{stg}	-55	150	°C

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±500	V
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±250	v

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
AVDD ⁽²⁾		Referenced to AVSS ⁽¹⁾	1.5	1.8	1.95	
DVDD	Power ourply veltere	Referenced to DVSS ⁽¹⁾	1.65	1.8	1.95	V
SPKVDD ⁽²⁾		Referenced to SPKVSS ⁽¹⁾	2.7		5.5	
IOVDD		Referenced to IOVSS ⁽¹⁾	1.1	1.8	3.6	
	Speaker impedance	Load applied across class-D output pins (BTL)	4			Ω
VI	Analog audio full-scale input voltage	AVDD = 1.8 V, single-ended		0.5		V _{RMS}
MCLK ⁽³⁾	Master clock frequency	IOVDD = DVDD = 1.8 V			50	MHz
SCL	SCL clock frequency				400	kHz
T _A	Operating free-air temperature		-40		85	°C

(1) All grounds on board are tied together, so they should not differ in voltage by more than 0.2 V maximum for any combination of ground signals. By use of a wide trace or ground plane, ensure a low-impedance connection between AVSS and DVSS.

(2) To minimize battery-current leakage, the SPKVDD voltage level should not be below the AVDD voltage level.

(3) The maximum input frequency should be 50 MHz for any digital pin used as a general-purpose clock.

6.4 Thermal Information

	THERMAL METRIC ⁽¹⁾	RGE (QFN)	UNIT
		24 PINS	
θ_{JA}	Junction-to-ambient thermal resistance	32.2	°C/W
θ _{JCtop}	Junction-to-case (top) thermal resistance	30	°C/W



		TAS2505	
	THERMAL METRIC ⁽¹⁾	RGE (QFN)	UNIT
		24 PINS	
θ_{JB}	Junction-to-board thermal resistance	9.2	°C/W
ΨJT	Junction-to-top characterization parameter	0.3	°C/W
Ψјв	Junction-to-board characterization parameter	9.2	°C/W
θ_{JCbot}	Junction-to-case (bottom) thermal resistance	2.2	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

6.5 Electrical Characteristics

At 25°C, AVDD = 1.8V, IOVDD = 1.8 V, SPKVDD = 3.6 V, DVDD = 1.8 V, f_S (audio) = 48 kHz, CODEC_CLKIN = 256 × f_S , PLL = Off

	PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
INTERNA	AL OSCILLATOR—RC_CLK	·			
	Oscillator frequency		8.48		MHz
DAC DIG	ITAL INTERPOLATION FILTER CH	IARACTERISTICS			
See TAS	2505 Application Reference Guide (SLAU472) for DAC interpolation filter characteristics.			
DAC OU	TPUT TO CLASS-D SPEAKER OU	TPUT; LOAD = 4 Ω (DIFFERENTIAL)			
ICN	Idle channel noise	BTL measurement, class-D gain = 6 dB, Measured as idle-channel noise, A-weighted ^{(2) (1)}	37		μVms
	Output voltage	BTL measurement, class-D gain = 6 dB, –3-dBFS input	1.4		Vrms
THD+N	Total harmonic distortion + noise	BTL measurement, DAC input = –6 dBFS, class-D gain = 6 dB	-73.9		dB
PSRR	Power-supply rejection ratio	BTL measurement, ripple on SPKVDD = 200 mV _{PP} at 1 kHz	55		dB
	Mute attenuation	Mute	103		dB
		SPKVDD = 3.6 V, BTL measurement, CM = 0.9V, class-D gain = 18 dB, THD = 10%	1.1		
		SPKVDD = 4.2 V, BTL measurement, CM = 0.9 V, class-D gain = 18 dB, THD = 10%	1.4		
Po	Maximum output power	SPKVDD = 3.6 V, BTL measurement, CM = 0.9V, class-D gain = 18 dB, THD = 1%	0.8		W
		SPKVDD = 4.2 V, BTL measurement, CM = 0.9V, class-D gain = 18 dB, THD = 1%	1.1		
		SPKVDD = 5.5 V, BTL measurement, CM = 0.9V, class-D gain = 18 dB		2	
DAC OU	TPUT TO CLASS-D SPEAKER OU	TPUT; LOAD = 8 Ω (DIFFERENTIAL)		·	
ICN	Idle channel noise	BTL measurement, class-D gain = 6 dB, measured as idle-channel noise, A-weighted ^{(2) (1)}	35.2		μVms
	Output voltage	BTL measurement, class-D gain = 6 dB, –3-dBFS input	1.4		Vrms
THD+N	Total harmonic distortion + noise	BTL measurement, DAC input = –6 dBFS, class-D gain = 6 dB	-73.6		dB

At 25°C, AVDD = 1.8V, IOVDD = 1.8 V, SPKVDD = 3.6 V, DVDD = 1.8 V, f_S (audio) = 48 kHz, CODEC_CLKIN = 256 × f_S , PLL = Off

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		SPKVDD = 3.6 V, BTL measurement, CM = 0.9 V, class-D gain = 18 dB, THD = 10%		0.7		
		SPKVDD = 4.2 V, BTL measurement, CM = 0.9 V, class-D gain = 18 dB, THD = 10%		1		
Po	Maximum output power	SPKVDD = 5.5 V, BTL measurement, CM = 0.9 V, class-D gain = 18 dB, THD = 10%		1.7		W
г0		SPKVDD = 3.6 V, BTL measurement, CM = 0.9 V, class-D gain = 18 dB, THD = 1%		0.5		vv
		SPKVDD = 4.2 V, BTL measurement, CM = 0.9 V, class-D gain = 18 dB, THD = 1%		0.8		
		SPKVDD = 5.5 V, BTL measurement, CM = 0.9 V, class-D gain = 18 dB, THD = 1%		1.3		
ANALOG	BYPASS TO CLASS-D SPEAKER	RAMPLIFIER			I	
	Device setup	BTL measurement, driver gain = 6 dB, load = 4 Ω (differential), 50 pF, input signal frequency fi = 1 KHz				
	Voltage gain	Input common-mode = 0.9 V		4		V/V
	Gain error	–1 dBFS (446 mVrms), 1-kHz input signal		±0.7		dB
ICN	Idle channel noise	Idle channel, IN1L and IN1R ac-shorted to ground, measured as idle-channel noise, A-weighted ^{(2) (1)}		32.6		µVms
THD+N	Total harmonic distortion + noise	–1 dBFS (446 mVrms), 1-kHz input signal		-73.7		dB
SHUTDO	WN POWER CONSUMPTION					
	Device setup	Power down POR, /RST held low, AVDD = 1.8V, IOVDD = 1.8 V, SPKVDD = 4.2 V, DVDD = 1.8 V				
	I(AVDD)			1.32		μA
	I(DVDD)			0.04		μA
	I(IOVDD)			0.68		μA
	I(SPKVDD)			2.24		μA
DIGITAL	INPUT/OUTPUT					
Logic fam	nily			CMOS		
V _{IH}		I _{IH} = 5 μA, IOVDD ≥ 1.6 V	0.7 × IOVDD			V
		I _{IH} = 5 μA, IOVDD < 1.6 V	IOVDD			
V _{IL}	Logic level	I _{IL} = 5 μA, IOVDD ≥ 1.6 V	-0.3		0.3 × IOVDD	V
	_	I _{IL} = 5 μA, IOVDD < 1.6 V			0	
V _{OH}		I _{OH} = 2 TTL loads	0.8 × IOVDD			V
V _{OL}		I _{OL} = 2 TTL loads			0.25	V
	Capacitive load			10		pF

(1) All performance measurements done with 20-kHz low-pass filter and, where noted, A-weighted filter. Failure to use such a filter may result in higher THD+N and lower SNR and dynamic range readings than shown in the Electrical Characteristics. The low-pass filter removes out-of-band noise, which, although not audible, may affect dynamic specification values.

(2) Ratio of output level with 1-kHz full-scale sine-wave input, to the output level with the inputs short-circuited, measured A-weighted over a 20-Hz to 20-kHz bandwidth using an audio analyzer.



6.6 I²S/LJF/RJF Timing in Master Mode

All specifications at 25°C, DVDD = $1.8 V^{(1)}$

	PARAMETER	IOVDD =	1.8 V	IOVDD = 3.3 V		UNIT	
			MIN	MAX	MIN	MAX	
t _d (WS)	WCLK delay			45		45	ns
t _s (DI)	DIN setup		8		6		ns
t _h (DI)	DIN hold		8		6		ns
t _r	Rise time			25		10	ns
t _f	Fall time			25		10	ns

(1) It timing specifications are measured at characterization but not tested at final test.

6.7 I²S/LJF/RJF Timing in Slave Mode

All specifications at 25°C, DVDD = $1.8 V^{(1)}$

	PARAMETER	IOVDD = [·]	1.8 V	IOVDD = 3.3 V		UNIT	
		MIN	MAX	MIN	MAX	UNIT	
t _H (BCLK)	BCLK high period	35		35		ns	
t _L (BCLK)	BCLK low period	35		35		ns	
t _s (WS)	WCLK setup	8		6		ns	
t _h (WS)	WCLK hold	8		6		ns	
t _s (DI)	DIN setup	8		6		ns	
t _h (DI)	DIN hold	8		6		ns	
t _r	Rise time		4		4	ns	
t _f	Fall time		4		4	ns	

(1) All timing specifications are measured at characterization but not tested at final test.

6.8 DSP Timing in Master Mode

All specifications at 25°C, DVDD = 1.8 V⁽¹⁾

	PARAMETER	IOVDE) = 1.8 V	IOVDD	UNIT	
	FARAMETER	MIN	MAX	MIN	MAX	UNIT
t _d (WS)	WCLK delay		45		45	ns
t _s (DI)	DIN setup	8		6		ns
t _h (DI)	DIN hold	8		6		ns
t _r	Rise time		25		10	ns
t _f	Fall time		25		10	ns

(1) All timing specifications are measured at characterization but not tested at final test.

6.9 DSP Timing in Slave Mode

All specifications at 25°C, DVDD = 1.8 V⁽¹⁾

	PARAMETER	IOVDD =	1.8V	IOVDD = 3.3 V		UNIT
	FARAMETER	MIN	MAX	MIN	MAX	UNIT
t _H (BCLK)	BCLK high period	35		35		ns
t _L (BCLK)	BCLK low period	35		35		ns
t _s (WS)	WCLK setup	8		8		ns
t _h (WS)	WCLK hold	8		8		ns
t _s (DI)	DIN setup	8		8		ns
t _h (DI)	DIN hold	8		8		ns
t _r	Rise time		4		4	ns



All specifications at 25°C, DVDD = 1.8 V⁽¹⁾

PARAMETER	IOVDD =	1.8V	IOVDD = 3.3 V		UNIT
PARAMETER	MIN	MAX	MIN	MAX	UNIT
t _f Fall time		4		4	ns

(1) All timing specifications are measured at characterization but not tested at final test.

6.10 I²C Interface Timing

All specifications at 25°C, DVDD = 1.8 $V^{(1)}$

	PARAMETER	STAND	ARD MODE	=	FAST	MODE		UNIT
	-	MIN	ТҮР	MAX	MIN	TYP	MAX	
f _{SCL}	SCL clock frequency	0		100	0		400	kHz
t _{HD;STA}	Hold time (repeated) START condition. After this period, the first clock pulse is generated.	4			0.8			μs
t _{LOW}	LOW period of the SCL clock	4.7			1.3			μs
t _{HIGH}	HIGH period of the SCL clock	4			0.6			μs
t _{SU;STA}	Setup time for a repeated START condition	4.7			0.8			μs
t _{HD;DAT}	Data hold time for I ² C bus devices	0		3.45	0		0.9	μs
t _{SU;DAT}	Data setup time	250			100			ns
t _r	SDA and SCL rise time			1000	20 + 0.1 C _b		300	ns
t _f	SDA and SCL fall time			300	20 + 0.1 C _b		300	ns
t _{su;sто}	Set-up time for STOP condition	4			0.8			μs
t _{BUF}	Bus free time between a STOP and START condition	4.7			1.3			μs
C _b	Capacitive load for each bus line			400			400	pF

(1) All timing specifications are measured at characterization but not tested at final test.

6.11 SPI Interface Timing

At 25°C, DVDD = 1.8V

PARAMETER TEST CONDITION		IOV	IOVDD=1.8V			IOVDD=3.3V		
		MIN	TYP	MAX	MIN	TYP	MAX	
SCLK period ⁽¹⁾		100			50			ns
SCLK pulse width High		50			25			ns
SCLK pulse width Low		50			25			ns
Enable lead time		30			20			ns
Enable lag time		30			20			ns
Sequential transfer delay		40			20			ns
Slave DOUT access time				40			40	ns
Slave DOUT disable time				40			40	ns
DIN data setup time		15			15			ns
DIN data hold time		15			10			ns
DOUT data valid time				25			18	ns
SCLK rise time				4			4	ns
SCLK fall time				4			4	ns
	SCLK period ⁽¹⁾ SCLK pulse width High SCLK pulse width Low Enable lead time Enable lag time Sequential transfer delay Slave DOUT access time Slave DOUT disable time DIN data setup time DIN data hold time DOUT data valid time SCLK rise time	SCLK period (1)SCLK pulse width HighSCLK pulse width LowEnable lead timeEnable lead timeSequential transfer delaySlave DOUT access timeSlave DOUT disable timeDIN data setup timeDIN data hold timeDOUT data valid timeSCLK rise time	SCLK period (1)MINSCLK pulse width High50SCLK pulse width Low50SCLK pulse width Low50Enable lead time30Enable lag time30Sequential transfer delay40Slave DOUT access time40Slave DOUT disable time15DIN data setup time15DOUT data valid time15SCLK rise time15	MINTYPSCLK period (1)100SCLK pulse width High50SCLK pulse width Low50Enable lead time30Enable lead time30Sequential transfer delay40Slave DOUT access time15DIN data setup time15DIN data hold time15DOUT data valid time15SCLK rise time15	MINTYPMAXSCLK period (1)100100SCLK pulse width High5050SCLK pulse width Low5050Enable lead time3030Enable lag time3040Sequential transfer delay4040Slave DOUT access time1540DIN data setup time1550DOUT data valid time1525SCLK rise time640	MINTYPMAXMINSCLK period (1)1005050SCLK pulse width High505025SCLK pulse width Low505025Enable lead time3020Enable lag time3020Sequential transfer delay4020Slave DOUT access time4040DIN data setup time1515DIN data hold time1510DOUT data valid time5025SCLK rise time620	MINTYPMAXMINTYPSCLK period (1)1005050SCLK pulse width High5025SCLK pulse width Low5025Enable lead time3020Enable lead time3020Sequential transfer delay4020Slave DOUT access time1515DIN data setup time1510DIN data nold time1510DOUT data valid time5025SCLK rise time620	MINTYPMAXMINTYPMAXSCLK period (1)10050505050SCLK pulse width High50502550SCLK pulse width Low50502550Enable lead time30202050Enable lag time30202050Sequential transfer delay402050Slave DOUT access time404040DIN data setup time151550DIN data hold time151018DOUT data valid time152518SCLK rise time64444

(1) These parameters are based on characterization and are not tested in production.





Figure 6-1. I²S/LJF/RJF Timing in Master Mode



Figure 6-2. I²S/LJF/RJF Timing in Slave Mode





















6.12 Typical Characteristics

6.12.1 Class D Speaker Driver Performance













Parameter Measurement Information

All parameters are measured according to the conditions described in the Section 6 section.



7 Detailed Description

7.1 Overview

TAS2505 is a low power analog and digital input class-D speaker amplifier. It supports 24-bit digital I2S data for mono playback. This device is able to drive a speaker up to 4 Ω and programmable digital-signal processing block. The programmable digital-signal processing block can support Bass boost, treble or EQ functions. The volume level can be controlled by register control. The device can be controlled through I²C or SPI bus. The device also includes two analog inputs for mixing in speaker path.

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Audio Analog I/O

The TAS2505 features a mono audio DAC. The TAS2505 can drive a speaker up to $4-\Omega$ impedance.

7.3.2 Audio DAC and Audio Analog Outputs

The mono audio DAC consists of a digital audio processing block, a digital interpolation filter, a digital deltasigma modulator, and an analog reconstruction filter. The high oversampling ratio (normally DOSR is between 32 and 128) exhibits good dynamic range by ensuring that the quantization noise generated within the delta-sigma modulator stays outside of the audio frequency band. Audio analog outputs include mono class-D speaker outputs. Because the TAS2505 contains a mono DAC, it inputs the mono data from the left channel, the right channel, or a mix of the left and right channels as [(L + R) \div 2], selected by page 0, register 63, bits D5–D4.



For more detailed information see the TAS2505 Application Reference Guide (SLAU472).

7.3.3 DAC

The TAS2505 mono audio DAC supports data rates from 8 kHz to 192 kHz. The audio channel of the mono DAC consists of a signal-processing engine with fixed processing blocks, a digital interpolation filter, multibit digital delta-sigma modulator, and an analog reconstruction filter. The DAC is designed to provide enhanced performance at low sampling rates through increased oversampling and image filtering, thereby keeping quantization noise generated within the delta-sigma modulator and observed in the signal images strongly suppressed within the audio band to beyond 20 kHz. To handle multiple input rates and optimize power dissipation and performance, the TAS2505 allows the system designer to program the oversampling rates over a wide range from 1 to 1024 by configuring page 0, register 13 and page 0 / register 14. The system designer can choose higher oversampling ratios for lower input data rates and lower oversampling ratios for higher input data rates.

The TAS2505 DAC channel includes a built-in digital interpolation filter to generate oversampled data for the delta-sigma modulator. The interpolation filter can be chosen from three different types, depending on required frequency response, group delay, and sampling rate.

The DAC path of the TAS2505 features many options for signal conditioning and signal routing:

- Digital volume control with a range of –63.5 to +24 dB
- Mute function

In addition to the standard set of DAC features the TAS2505 also offers the following special features:

- Digital auto mute
- Adaptive filter mode

7.3.4 POR

TAS2505 has a POR (Power-On-Reset) function. This function insures that all registers are automatically set to defaults when a proper power up sequence is executed.

For more detailed information see the TAS2505 Application Reference Guide (SLAU472).

7.3.5 CLOCK Generation and PLL

The TAS2505 supports a wide range of options for generating clocks for the DAC sections as well as interface and other control blocks. The clocks for the DAC require a source reference clock. This clock can be provided on a variety of device pins, such as the MCLK, BCLK, or GPIO pins. The source reference clock for the codec can be chosen by programming the CODEC_CLKIN value on page 0, register 4, bits D1–D0. The CODEC_CLKIN can then be routed through highly-flexible clock dividers shown in Figure 2 through 7 in the *TAS2505 Application Reference Guide* to generate the various clocks required for the DAC and the Digital Effects section also found in the *TAS2505 Application Reference Guide* (SLAU472). In the event that the desired audio clocks cannot be generated from the reference clocks on MCLK, BCLK, or GPIO, the TAS2505 also provides the option of using the on-chip PLL which supports a wide range of fractional multiplication values to generate the required clocks. Starting from CODEC_CLKIN, the TAS2505 provides several programmable clock dividers to help achieve a variety of sampling rates for the DAC and clocks for the Digital Effects sections.



For more detailed information see the TAS2505 Application Reference Guide (SLAU472).

7.4 Device Functional Modes

7.4.1 Digital Pins

Only a small number of digital pins are dedicated to a single function; whenever possible, the digital pins have a default function, and also can be reprogrammed to cover alternative functions for various applications.

The fixed-function pins are \overline{RST} LDO_SEL and the SPI_SEL pin, which are HW control pins. Depending on the state of SPI_SEL, the two control-bus pins SCL/SSZ and SDA/MOSI are configured for either I²C or SPI protocol.

Other digital IO pins can be configured for various functions through register control. An overview of available functionality is given in Section 7.4.3.

7.4.2 Analog Pins

Analog functions can also be configured to a large degree. For minimum power consumption, analog blocks are powered down by default. The blocks can be powered up with fine granularity according to the application needs.

7.4.3 Multifunction Pins

Table 7-1 shows the possible allocation of pins for specific functions. The PLL input, for example, can be programmed to be any of 4 pins (MCLK, BCLK, DIN, GPIO).

		1	2	3	4	5	6	7
	PIN FUNCTION	MCLK	BCLK	WCLK	DIN	GPIO /DOUT	SCLK	MISO
Α	PLL Input	S ⁽²⁾	S ⁽³⁾		Е		S ⁽⁴⁾	
В	Codec Clock Input	S ⁽²⁾ ,D ⁽⁵⁾	S ⁽³⁾				S ⁽⁴⁾	
C	I ² S BCLK input		S ⁽³⁾ ,D					
D	I ² S BCLK output		E ⁽¹⁾					
E	I ² S WCLK input			E, D				
F	I ² S WCLK output			E				
G	I ² S DIN				E, D			
I	General-Purpose Output I					E		
I	General-Purpose Output II							E
J	General-Purpose Input I				Е			
J	General-Purpose Input II					E		
J	General-Purpose Input III						E	
К	INT1 output					E		E
L	INT2 output					E		E
М	Secondary I ² S BCLK input					E	E	
N	Secondary I ² S WCLK input					E	E	
0	Secondary I ² S DIN					E	E	
Р	Secondary I ² S BCLK OUT					E		E
Q	Secondary I ² S WCLK OUT					E		E
R	Secondary I ² S DOUT							E
S	Aux Clock Output					E		E

 Table 7-1. Multifunction Pin Assignments

(1) E: The pin is **exclusively** used for this function, no other function can be implemented with the same pin. (If GPIO/DOUT has been allocated for General Purpose Output, it cannot be used as the INT1 output at the same time.)

(2) $S^{(1)}$: The MCLK pin can drive the PLL and Codec Clock inputs **simultaneously**.

(3) S⁽²⁾: The BCLK pin can drive the PLL and Codec Clock and audio interface bit clock inputs **simultaneously**.

(4) S⁽³⁾: The GPIO/DOUT pin can drive the PLL and Codec Clock inputs **simultaneously**.



(5) D: Default Function

7.4.4 Analog Signals

The TAS2505 analog signals consist of:

- Analog inputs AINR and AINL, which can be used to pass-through or mix analog signals to output stages
- Analog outputs class-D speaker driver providing output capability for the DAC, AINR, AINL, or a mix of the three

7.4.4.1 Analog Inputs AINL and AINR

AINL (pin 3 or C2) and AINR (pin 4 or B2) are inputs to Mixer P and Mixer M along with the DAC output. Also AINL and AINR can be configured inputs to HP driver. Page1 / register 12 provides control signals for determining the signals routed through Mixer P, Mixer M and HP driver. Input of Mixer P can be attenuated by Page1 / register 24, input of Mixer M can be attenuated by Page1 / register 25 and input of HP driver can be attenuated by Page1 / register 22. Also AINL and AINR can be configured to a monaural differential input with use Mixer P and Mixer M by Page1 / register 12 setting.

For more detailed information see the TAS2505 Application Reference Guide (SLAU472).

7.4.5 DAC Processing Blocks — Overview

The TAS2505 implements signal-processing capabilities and interpolation filtering through processing blocks. These fixed processing blocks give users the choice of how much and what type of signal processing they may use and which interpolation filter is applied.

The choices among these processing blocks allows the system designer to balance power conservation and signal-processing flexibility. Table 7-2 gives an overview of all available processing blocks of the DAC channel and their properties. The resource-class column gives an approximate indication of power consumption for the digital (DVDD) supply; however, based on the out-of-band noise spectrum, the analog power consumption of the drivers (AVDD) may differ.

The signal-processing blocks available are:

- First-order IIR
- Scalable number of biquad filters

The processing blocks are tuned for common cases and can achieve high image rejection or low group delay in combination with various signal-processing effects such as audio effects and frequency shaping. The available first-order IIR and biquad filters have fully user-programmable coefficients.

······································										
PROCESSING BLOCK NO.	INTERPOLATION FILTER	CHANNEL	FIRST-ORDER IIR AVAILABLE	NUMBER OF BIQUADS	RESOURCE CLASS					
PRB_P1	А	Mono	Yes	6	6					
PRB_P2	А	Mono	No	3	4					
PRB_P3	В	Mono	Yes	6	4					

Table 7-2. Overview – DAC Predefined Processing Blocks

For more detailed information see the TAS2505 Application Reference Guide (SLAU472).

7.4.6 Digital Mixing and Routing

The TAS2505 has four digital mixing blocks. Each mixer can provide either mixing or multiplexing of the digital audio data. The first mixer or multiplexer can be used to select input data for the mono DAC from left channel, right channel, or (left channel + right channel) / 2 mixing. This digital routing can be configured by writing to page 0, register 63, bits D5–D4.

7.4.7 Analog Audio Routing

The TAS2505 has the capability to route the DAC output to the speaker output. If desirable, both output drivers can be operated at the same time while playing at different volume levels. The TAS2505 provides various digital



routing capabilities, allowing digital mixing or even channel swapping in the digital domain. All analog outputs other than the selected ones can be powered down for optimal power consumption.

For more detailed information see the TAS2505 Application Reference Guide (SLAU472).

7.4.8 Digital Audio and Control Interface

7.4.8.1 Digital Audio Interface

Audio data is transferred between the host processor and the TAS2505 via the digital audio data serial interface, or audio bus. The audio bus on this device is flexible, including left- or right-justified data options, support for I²S or PCM protocols, programmable data-length options, a TDM mode for multichannel operation, flexible master or slave configurability for each bus clock line, and the ability to communicate with multiple devices within a system directly.

The audio bus of the TAS2505 can be configured for left- or right-justified, I²S, DSP, or TDM modes of operation, where communication with standard telephony PCM interfaces is supported within the TDM mode. These modes are all MSB-first, with data width programmable as 16, 20, 24, or 32 bits by configuring page 0, register 27, bits D5–D4. In addition, the word clock and bit clock can be independently configured in either master or slave mode for flexible connectivity to a wide variety of processors. The word clock is used to define the beginning of a frame, and may be programmed as either a pulse or a square-wave signal. The frequency of this clock corresponds to the maximum of the selected DAC sampling frequencies.

For more detailed information see the TAS2505 Application Reference Guide (SLAU472).

7.4.8.2 Control Interface

The TAS2505 control interface supports SPI or I²C communication protocols, with the protocol selectable using the SPI_SEL pin. For SPI, SPI_SEL should be tied high; for I²C, SPI_SEL should be tied low. TI does not recommend changing the state of SPI_SEL during device operation.

7.4.8.2.1 I²C Control Mode

The TAS2505 supports the I²C control protocol, and will respond to the I²C address of 0011 000. I²C is a two-wire, open-drain interface supporting multiple devices and masters on a single bus. Devices on the I²C bus only drive the bus lines LOW by connecting them to ground; they never drive the bus lines HIGH. Instead, the bus wires are pulled HIGH by pullup resistors, so the bus wires are HIGH when no device is driving them LOW. This way, two devices cannot conflict; if two devices drive the bus simultaneously, there is no driver contention.

7.4.8.2.2 SPI Digital Interface

In the SPI control mode, the TAS2505 uses the pins SCL/SSZ=SSZ, SCLK=SCLK, MISO=MISO, SDA/ MOSI=MOSI as a standard SPI port with clock polarity setting of 0 (typical microprocessor SPI control bit CPOL = 0). The SPI port allows full-duplex, synchronous, serial communication between a host processor (the master) and peripheral devices (slaves). The SPI master (in this case, the host processor) generates the synchronizing clock (driven onto SCLK) and initiates transmissions. The SPI slave devices (such as the TAS2505) depend on a master to start and synchronize transmissions. A transmission begins when initiated by an SPI master. The byte from the SPI master begins shifting in on the slave MOSI pin under the control of the master serial clock (driven onto SCLK). As the byte shifts in on the MOSI pin, a byte shifts out on the MISO pin to the master shift register.

For more detailed information see the TAS2505 Application Reference Guide (SLAU472).

7.4.8.3 Device Special Functions

- Interrupt generation
- Flexible pin multiplexing

For more detailed information see the TAS2505 Application Reference Guide (SLAU472).



7.5 Register Map

Table 7-3. Summary of Register Map

Dec	Decimal Hex		ex	DESCRIPTION			
PAGE NO.	REG. NO.	PAGE NO.	REG. NO.				
0	0	0x00	0x00	Page Select Register			
0	1	0x00	0x01	Software Reset Register			
0	2 - 3	0x00	0x02 - 0x03	Reserved Registers			
0	4	0x00	0x04	Clock Setting Register 1, Multiplexers			
0	5	0x00	0x05	Clock Setting Register 2, PLL P and R Values			
0	6	0x00	0x06	Clock Setting Register 3, PLL J Values			
0	7	0x00	0x07	Clock Setting Register 4, PLL D Values (MSB)			
0	8	0x00	0x08	Clock Setting Register 5, PLL D Values (LSB)			
0	9 - 10	0x00	0x09 - 0x0A	Reserved Registers			
0	11	0x00	0x0B	Clock Setting Register 6, NDAC Values			
0	12	0x00	0x0C	Clock Setting Register 7, MDAC Values			
0	13	0x00	0x0D	DAC OSR Setting Register 1, MSB Value			
0	14	0x00	0x0E	DAC OSR Setting Register 2, LSB Value			
0	15 - 24	0x00	0x0F - 0x18	Reserved Registers			
0	25	0x00	0x19	Clock Setting Register 10, Multiplexers			
0	26	0x00	0x1A	Clock Setting Register 11, CLKOUT M divider value			
0	27	0x00	0x1B	Audio Interface Setting Register 1			
0	28	0x00	0x1C	Audio Interface Setting Register 2, Data offset setting			
0	29	0x00	0x1D	Audio Interface Setting Register 3			
0	30	0x00	0x1E	Clock Setting Register 12, BCLK N Divider			
0	31	0x00	0x1F	Audio Interface Setting Register 4, Secondary Audio Interface			
0	32	0x00	0x20	Audio Interface Setting Register 5			
0	33	0x00	0x21	Audio Interface Setting Register 6			
0	34	0x00	0x22	Reserved Register			
0	35 - 36	0x00	0x23 - 0x24	Reserved Registers			
0	37	0x00	0x25	DAC Flag Register 1			
0	38	0x00	0x26	DAC Flag Register 2			
0	39-41	0x00	0x27-0x29	Reserved Registers			
0	42	0x00	0x2A	Sticky Flag Register 1			
0	43	0x00	0x2B	Interrupt Flag Register 1			
0	44	0x00	0x2C	Sticky Flag Register 2			
0	45	0x00	0x2D	Reserved Register			
0	46	0x00	0x2E	Interrupt Flag Register 2			
0	47	0x00	0x2F	Reserved Register			
0	48	0x00	0x30	INT1 Interrupt Control Register			
0	49	0x00	0x31	INT2 Interrupt Control Register			
0	50-51	0x00	0x32-0x33	Reserved Registers			
0	52	0x00	0x34	GPIO/DOUT Control Register			
0	53	0x00	0x35	DOUT Function Control Register			
0	54	0x00	0x36	DIN Function Control Register			
0	55	0x00	0x37	MISO Function Control Register			
0	56	0x00	0x38	SCLK/DMDIN2 Function Control Register			
0	57-59	0x00	0x39-0x3B	Reserved Registers			

Product Folder Links: TAS2505



	nmary of Register Map (continued)			
Dec	cimal	Н	ex	DESCRIPTION
PAGE NO.	REG. NO.	PAGE NO.	REG. NO.	
0	60	0x00	0x3C	DAC Instruction Set
0	61 - 62	0x00	0x3D -0x3E	Reserved Registers
0	63	0x00	0x3F	DAC Channel Setup Register 1
0	64	0x00	0x40	DAC Channel Setup Register 2
0	65	0x00	0x41	DAC Channel Digital Volume Control Register
0	66 - 80	0x00	0x42 - 0x50	Reserved Registers
0	81	0x00	0x51	Dig_Mic Control Register
0	82 - 127	0x00	0x52 - 0x7F	Reserved Registers
1	0	0x01	0x00	Page Select Register
1	1	0x01	0x01	REF, POR and BGAP Control Register
1	2	0x01	0x02	Reserved Register
1	3	0x01	0x03	Playback Configuration Register 1
1	4 - 7	0x01	0x04 - 0x07	Reserved Registers
1	8	0x01	0x08	DAC PGA Control Register
1	9	0x01	0x09	Output Drivers, AINL, AINR, Control Register
1	10	0x01	0x0A	Common Mode Control Register
1	11	0x01	0x0B	HP Over Current Protection Configuration Register
1	12	0x01	0x0C	HP Routing Selection Register
1	13 - 15	0x01	0x0D - 0x0F	Reserved Registers
1	16	0x01	0x10	Reserved Registers
1	17 - 19	0x01	0x11 - 0x13	Reserved Registers
1	20	0x01	0x14	Reserved Registers
1	21	0x01	0x15	Reserved Register
1	22	0x01	0x16	Reserved Registers
1	23	0x01	0x17	Reserved Register
1	24	0x01	0x18	AINL Volume Control Register
1	25	0x01	0x19	AINR Volume Control Register
1	26 - 44	0x01	0x1A - 0x2C	Reserved Registers
1	45	0x01	0x2D	Speaker Amplifier Control 1
1	46	0x01	0x2E	Speaker Volume Control Register
1	47	0x01	0x2F	Reserved Register
1	48	0x01	0x30	Speaker Amplifier Volume Control 2
1	49 - 62	0x01	0x31 - 0x3E	Right MICPGA Positive Terminal Input Routing Configuration Register
1	64 - 121	0x01	0x40 - 0x79	Reserved Registers
1	122	0x01	0x7A	Reference Power Up Delay
1	123 - 127	0x01	0x7B - 0x7F	Reserved Registers
2 - 43	0 - 127	0x02 - 0x2B	0x00 - 0x7F	Reserved Registers
44	0	0x2C	0x00	Page Select Register
44	1	0x2C	0x01	DAC Adaptive Filter Configuration Register
44	2 - 7	0x2C	0x02 - 0x07	Reserved
44	8 - 127	0x2C	0x08 - 0x7F	DAC Coefficients Buffer-A C(0:29)
45 - 52	0	0x2D-0x34	0x00	Page Select Register
45 - 52	1 - 7	0x2D-0x34	0x01 - 0x07	Reserved.
45 - 52	8 - 127	0x2D-0x34	0x08 - 0x7F	DAC Coefficients Buffer-A C(30:255)
	1	1	1	1

Table 7-3. Summary of Register Map (continued)



Dec	cimal	Hex		DESCRIPTION
PAGE NO.	REG. NO.	PAGE NO.	REG. NO.	
53 - 61	0 - 127	0x35 - 0x3D	0x00 - 0x7F	Reserved Registers
62 - 70	0	0x3E-0x46	0x00	Page Select Register
62 - 70	1 - 7	0x3E-0x46	0x01 - 0x07	Reserved Registers
62 - 70	8 - 127	0x3E-0x46	0x08 - 0x7F	DAC Coefficients Buffer-B C(0:255)
71 - 255	0 - 127	0x47 - 0x7F	0x00 - 0x7F	Reserved Registers

Table 7-3. Summary of Register Map (continued)



8 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The TAS2505 is a digital or analog input Class-D audio power amplifier. Below are shown different setups that show the features of the TAS2505.

8.2 Typical Applications

8.2.1 Typical Configuration



Figure 8-1. Typical Circuit Configuration



8.2.1.1 Design Requirements

Table 8-1 shows the design parameters.

Table 0-1. Design Farameters						
PARAMETER EXAMPLE VALUE						
Audio input	Digital Audio (I ² S), Analog Audio AINx					
Speaker	8-Ω or 4-Ω					

Table 8-1. Design Parameters

8.2.1.2 Detailed Design Procedure

In this application, the device is able to use both digital and analog inputs, working in mono output by summing left and right analog inputs and output from DAC and routing this signal into the speaker output.

External 1.8-V supply is used to power AVDD and DVDD. IOVDD can be supplied by voltages between 1.1 V and 3.6 V which lets the system to use conventional 1.8-V or 3.3-V supplies. The SPKVDD can be connected to voltages between 2.7 V and 5.5 V, although it is usually supplied by a 5-V voltage.

Decoupling capacitors should be used at all the supply lines. TI recommends using $0.1-\mu$ F, $10-\mu$ F, and $22-\mu$ F capacitors for a better system performance.

Decoupling series capacitors must be used at the analog input.

All grounds are tied together; route analog and digital paths are separated to avoid interference.

8.2.1.3 Application Curves







9 Power Supply Recommendations

The TAS2505 integrates a large amount of digital and analog functionality, and each of these blocks can be powered separately to enable the system to select appropriate power supplies for desired performance and power consumption. The device has separate power domains for digital IO, digital core, analog core, analog input and speaker drivers. If desired, all of the supplies (except for the supplies for speaker drivers, which can directly connect to the battery) can be connected together and be supplied from one source in the range of 1.65 to 1.95 V. Individually, the IOVDD voltage can be supplied in the range of 1.1 V to 3.6 V. For improved power efficiency, the digital core power supply can range from 1.26 V to 1.95 V. The AVDD pin can directly be driven with a voltage in the range of 1.5 V to 1.95 V. The speaker driver voltages (SPKVDD) can range from 2.7 V to 5.5 V.



For more detailed information see the TAS2505 Application Reference Guide (SLAU472).



10 Layout

10.1 Layout Guidelines

- If the analog input, AINR and AINL, are:
 - Used, analog input traces must be routed symmetrically for true differential performance.
 - Used, do not run analog input traces parallel to digital lines.
 - Used, they must be AC-coupled.
 - Not used, they must be shorted together.
- Use a ground plane with multiple vias for each terminal to create a low-impedance connection to GND for minimum ground noise.
- Use supply decoupling capacitors.

10.2 Layout Example



Figure 10-1. Layout Diagram



11 Device and Documentation Support

11.1 Documentation Support

11.1.1 Related Documentation

For related documentation see the following:

TAS2505 Application Reference Guide (SLAU472)

11.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

11.3 Community Resources

11.4 Trademarks

All trademarks are the property of their respective owners.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
TAS2505IRGER	ACTIVE	VQFN	RGE	24	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TAS 2505	Samples
TAS2505IRGET	ACTIVE	VQFN	RGE	24	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TAS 2505	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



OTHER QUALIFIED VERSIONS OF TAS2505 :

• Automotive : TAS2505-Q1

NOTE: Qualified Version Definitions:

• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

PACKAGE MATERIALS INFORMATION

Texas Instruments

*All dimensions are nominal

www.ti.com

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TAS2505IRGER	VQFN	RGE	24	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
TAS2505IRGET	VQFN	RGE	24	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2



www.ti.com

PACKAGE MATERIALS INFORMATION

13-May-2021



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TAS2505IRGER	VQFN	RGE	24	3000	367.0	367.0	35.0
TAS2505IRGET	VQFN	RGE	24	250	210.0	185.0	35.0

GENERIC PACKAGE VIEW

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



RGE0024H

PACKAGE OUTLINE

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK- NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



RGE0024H

EXAMPLE BOARD LAYOUT

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK- NO LEAD



NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



RGE0024H

EXAMPLE STENCIL DESIGN

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK- NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations..



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated