ANALOG DEVICES

5.7 kV RMS Isolated, High Working Voltage, RS-485 Transceiver with ± 15 kV IEC ESD

Data Sheet

ADM2761E/ADM2763E

FEATURES

5.7 kV rms, signal isolated RS-485 transceiver 1500 V peak and dc working voltage to DIN V VDE 0884-11 Low radiated emissions: passes EN 55032, Class B with margin on a 2-layer PCB **Receiver cable inversion smart feature (ADM2763E)** Correction for reversed cable connection on A and B bus pins while maintaining full receiver fail-safe feature ESD protection on the RS-485 A, B, Y, and Z bus pins ≥±12 kV IEC 61000-4-2 contact discharge ≥±15 kV IEC 61000-4-2 air discharge Low speed 500 kbps data rate for EMI control **Flexible power supply inputs** Primary V_{DD1} supply of 1.7 V to 5.5 V Isolated V_{DD2} supply of 3.0 V to 5.5 V PROFIBUS compliant for 5 V V_{DD2} Wide -40°C to +125°C operating temperature range High common-mode transient immunity: >250 kV/µs Short-circuit, open circuit, and floating input receiver fail-safe Supports 192 bus nodes (72 k Ω receiver input impedance) Full hot swap support (glitch free power-up and power-down) Safety and regulatory approvals (pending) CSA Component Acceptance Notice 5A, DIN V VDE 0884-11,

UL 1577, CQC11-471543-2012, IEC 61010-1

16-lead, wide-body, SOIC_W package with 8.3 mm creepage and clearance in standard pinout

APPLICATIONS

Solar inverters Electrical test and measurement Heating, ventilation, and air conditioning (HVAC) networks Industrial field buses Building automation

GENERAL DESCRIPTION

The ADM2761E/ADM2763E are 500 kbps, 5.7 kV rms, signal isolated RS-485 transceivers that pass radiated emissions testing to the EN 55032, Class B standard with margin on a 2-layer printed circuit board (PCB). These devices are compliant to the RS-485 and RS-422 communication standards. The ADM2761E/ADM2763E isolation barrier provides robust system level immunity to IEC 61000-4-x system level electromagnetic compatibility (EMC) standards. The devices are suitable for applications that require insulation against working voltages of 1060 V rms and 1500 V dc for the lifetime of the device.

Rev. 0

Document Feedback

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

FUNCTIONAL BLOCK DIAGRAMS





The devices are protected against $\geq \pm 12$ kV contact and $\geq \pm 15$ kV air IEC 61000-4-2 electrostatic discharge (ESD) events on the RS-485 A, B, Y, and Z pins. The ADM2763E features a receiver cable invert pin to allow quick correction of the reversed cable connection on the A and B receiver bus pins while maintaining full receiver fail-safe performance.

These devices are optimized for low speed over long cable runs and have a maximum data rate of 500 kbps. The high differential output voltage makes these devices suitable for PROFIBUS^{*} nodes when powered with 5 V on the V_{DD2} supply. The V_{DD1} primary supply and V_{DD2} isolated supply both support a wide range of voltages (1.7 V to 5.5 V and 3.0 V to 5.5 V, respectively). Half-duplex and full duplex device options are available in the industry standard 16-lead, wide body, standard SOIC_W package with 8.3 mm creepage and clearance.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 ©2020 Analog Devices, Inc. All rights reserved. Technical Support www.analog.com

TABLE OF CONTENTS

Features 1
Applications1
General Description
Functional Block Diagrams1
Revision History
Specifications
Timing Specifications 4
Package Characteristics 6
Insulation and Safety Related Specifications
Regulatory Information7
DIN V VDE 0884-11 (VDE 0884-11) Insulation Characteristics
(Pending)
Absolute Maximum Ratings
Thermal Resistance
Electrostatic Discharge (ESD) Ratings
ESD Caution9
Pin Configurations and Function Descriptions10
Typical Performance Characteristics
Test Circuits and Switching Characteristics16

REVISION HISTORY

6/2020—Revision 0: Initial Version

SPECIFICATIONS

All voltages are relative to the respective ground, 1.7 V \leq V_{DD1} \leq 5.5 V, 3.0 V \leq V_{DD2} \leq 5.5 V, and T_A = T_{MIN} (-40°C) to T_{MAX} (+125°C). All minimum and maximum specifications apply over the entire recommended operation range, unless otherwise noted. All typical specifications are at T_A = 25°C and V_{DD1} = V_{DD2} = 3.3 V, unless otherwise noted.

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions/Comments
PRIMARY SIDE SUPPLY CURRENT	I _{DD1}		2	8	mA	$DE = V_{DD1}$
Quiescent	IDD1 (Q)		0.6	1	mA	DE = 0 V
ISOLATED SIDE SUPPLY CURRENT	I _{DD2}		6	9	mA	$V_{DD2} \le 3.6 \text{ V}, \text{ DE} = V_{DD1}$
			6	9	mA	$V_{DD2} \ge 4.5 \text{ V}, \text{ DE} = V_{DD1}$
Quiescent	IDD2 (Q)		5	8	mA	$V_{DD2} \le 3.6 \text{ V}, \text{ DE} = 0 \text{ V}$
			5	8	mA	$V_{DD2} \ge 4.5 \text{ V}, \text{ DE} = 0 \text{ V}$
ISOLATED SIDE DYNAMIC SUPPLY CURRENT	I _{DD2 (DYN)}		58	78	mA	$ \begin{array}{l} V_{\text{DD2}} \leq 3.6 \text{ V}, \text{load resistance } (\text{R}_{\text{L}}) = 54 \Omega, \\ \text{DE} = V_{\text{DD1}}, \text{RE} = 0 \text{ V}, \text{ data rate} = 500 \text{ kbps} \end{array} $
			100	145	mA	$V_{DD2} \ge 4.5 \text{ V}, \text{R}_{L} = 54 \Omega, \text{D}\text{E} = V_{DD1}, \overline{\text{R}\text{E}} = 0 \text{ V}$ data rate = 500 kbps
DRIVER DIFFERENTIAL OUTPUTS						
Differential Output Voltage, Loaded	V _{OD2}	2.0	2.5	V _{DD2}	v	$V_{DD2} \ge 3.0 \text{ V}, \text{ R}_L = 100 \Omega$, see Figure 30
		1.5	2.1	V _{DD2}	v	$V_{DD2} \ge 3.0 \text{ V}, \text{ R}_{L} = 54 \Omega$, see Figure 30
		2.1	3.3	V _{DD2}	v	$V_{DD2} \ge 4.5 \text{ V}, \text{ R}_L = 54 \Omega$, see Figure 30
Over Common-Mode Range	V _{OD3}	1.5	2.1	V_{DD2}	V	$V_{DD2} \ge +3.0 \text{ V}, -7 \text{ V} \le \text{common-mode}$ voltage (V_{CM}) $\le +12 \text{ V}$, see Figure 31
		2.1	3.3	V_{DD2}	V	$V_{DD2} \ge +4.5 \text{ V}, -7 \text{ V} \le V_{CM} \le +12 \text{ V},$ see Figure 31
$\Delta V_{OD2} $ for Complementary Output States	$\Delta V_{OD2} $			0.2	V	$R_L = 54 \Omega$ or 100 Ω , see Figure 30
Common-Mode Output Voltage	Voc		1.5	3.0	V	$R_L = 54 \Omega$ or 100 Ω , see Figure 30
$\Delta V_{oc} $ for Complementary Output States	Δ Voc			0.2	V	$R_L = 54 \Omega$ or 100 Ω , see Figure 30
Short-Circuit Output Current	los	-250		+250	mA	$-7 \text{ V} < \text{output voltage} (V_{OUT}) < +12 \text{ V}$
Output Leakage Current (Y, Z) ¹	lo		1	50	μΑ	$DE = \overline{RE} = 0 V, V_{DD2} = 0 V \text{ or } 5.5 V,$ input voltage (V _{IN}) = 12 V
		-50	+10		μΑ	$DE = \overline{RE} = 0 \text{ V}, V_{DD2} = 0 \text{ V or } +5.5 \text{ V},$ $V_{IN} = -7 \text{ V}$
Pin Capacitance (A, B, Y, Z)	CIN		28		pF	$V_{\text{IN}} = 0.4 \text{sin}(10\pi t \times 10^6)$
RECEIVER DIFFERENTIAL INPUTS						
Differential Input Threshold Voltage						
Noninverted ²	VTH	-200	-125	-30	mV	$-7 \text{ V} < \text{V}_{\text{CM}} < +12 \text{ V}, \text{ INVR} = 0 \text{ V}$
Inverted ¹		30	125	200	mV	$-7 V < V_{CM} < +12 V$, INVR = V_{DD1}
Input Voltage Hysteresis	V _{HYS}		25		mV	$-7 V < V_{CM} < +12 V$
Input Current (A, B)	l _i			167	μΑ	$DE = 0 V, V_{DD2} = 0 V \text{ or } 5.5 V, V_{IN} = 12 V$
		-133			μΑ	$DE = 0 V$, $V_{DD2} = 0 V$ or 5.5 V, $V_{IN} = -7 V$
Pin Capacitance (A, B)	CIN		4		pF	$V_{IN} = 0.4 sin(10\pi t \times 10^6)$
DIGITAL LOGIC INPUTS						
Input Low Voltage ²	VIL			$0.3 \times V_{DD1}$	V	DE, \overline{RE} , TxD, and INVR
Input High Voltage ²	VIH	$0.7 \times V_{DD1}$			V	DE, $\overline{\text{RE}}$, TxD, and INVR
Input Current	h	-2	+0.01	+2	μA	DE, $\overline{\text{RE}}$, TxD, $V_{IN} = 0 \text{ V or } V_{DD1}$
		-2	+10	+30	μA	$INVR^1$, $V_{IN} = 0 V \text{ or } V_{DD1}$

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions/Comments
RxD DIGITAL OUTPUT						
Output Voltage Low	V _{OL}			0.4	V	$\label{eq:VDD1} V_{\text{DD1}} = +3.6 \text{ V}, \text{ output current } (I_{\text{OUT}}) = 2.0 \text{ mA}, \\ \text{differential input voltage } (V_{\text{ID}}) \leq -0.2 \text{ V}$
				0.4	V	$V_{DD1} = +2.7 \text{ V}, I_{OUT} = +1.0 \text{ mA}, V_{ID} \le -0.2 \text{ V}$
				0.2	V	$V_{DD1} = +1.95 \text{ V}, I_{OUT} = +500 \ \mu\text{A}, V_{ID} \le -0.2 \text{ V}$
Output Voltage High	Vон	2.4			V	$V_{DD1} = +3.0 \text{ V}, I_{OUT} = -2.0 \text{ mA}, V_{ID} \ge -0.03 \text{ V}$
		2.0			V	$V_{DD1} = +2.3 \text{ V}, I_{OUT} = -1.0 \text{ mA}, V_{ID} \ge -0.03 \text{ V}$
		$V_{\text{DD1}} - 0.2$			V	$V_{DD1} = +1.7 \text{ V}, I_{OUT} = -500 \ \mu\text{A}, V_{ID} \ge -0.03 \ \text{V}$
Short-Circuit Current				100	mA	$V_{OUT} = GND_1 \text{ or } V_{DD1}, \overline{RE} = 0 \text{ V}$
Three-State Output Leakage Current	I _{OZR}	-1	+0.01	+1	μA	$\overline{\text{RE}} = V_{DD1}, \text{RxD} = 0 \text{ V or } V_{DD1}$
COMMON-MODE TRANSIENT IMMUNITY (CMTI) ³		250			kV/µs	$V_{CM} \ge \pm 1$ kV, transient magnitude measured between 20% and 80% of V_{CM} , see Figure 36 and Figure 37

¹ This parameter is for the ADM2763E only.

 2 INVR is for the ADM2763E only, and for the ADM2761E, assume INVR = 0 V.

³ The CMTI is the maximum common-mode voltage slew rate that can be sustained while maintaining specification compliant operation. V_{CM} is the common-mode potential difference between the logic and bus sides. The transient magnitude is the range over which the common mode is slewed. The common-mode voltage slew rates apply to rising and falling common-mode voltage edges.

TIMING SPECIFICATIONS

 $V_{DD1} = 1.7 V$ to 5.5 V, $V_{DD2} = 3.0 V$ to 5.5 V, $T_A = T_{MIN}$ (-40°C) to T_{MAX} (+125°C), unless otherwise noted. All typical specifications are at $T_A = 25^{\circ}$ C, $V_{DD1} = V_{DD2} = 3.3 V$, unless otherwise noted.

Table 2.	
----------	--

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions/Comments
DRIVER						
Maximum Data Rate ¹		500			kbps	
Propagation Delay	tdplh, tdphl		230	400	ns	$R_L = 54 \Omega$, load capacitance (C_L) = 100 pF, see Figure 3 and Figure 32
Output Skew	tskew		3	100	ns	$R_L = 54 \Omega$, $C_L = 100 pF$, see Figure 3 and Figure 32
Rise Time and Fall Time	t _{DR} , t _{DF}	200	400	800	ns	$R_L = 54~\Omega, C_L = 100~pF$, see Figure 3 and Figure 32
Enable Time	tzl, tzh		150	1000	ns	$R_L=110~\Omega,C_L=50$ pF, see Figure 5 and Figure 33
Disable Time	t _{LZ} , t _{HZ}		1700	2200	ns	$R_L = 110 \Omega$, $C_L = 50 pF$, see Figure 5 and Figure 33
RECEIVER						
Propagation Delay	t _{RPLH} , t _{RPHL}		30	200	ns	$C_L = 15 \text{ pF}$, see Figure 4 and Figure 34
Output Skew	tskew		2.5	50	ns	$C_L = 15 \text{ pF}$, see Figure 4 and Figure 34
Enable Time	tzl, tzh		3	50	ns	$R_L = 1 \text{ k}\Omega$, $C_L = 15 \text{ pF}$, see Figure 6 and Figure 35
Disable Time	t _{LZ} , t _{HZ}		8	50	ns	R_L = 1 k $\Omega,$ C_L = 15 pF, see Figure 6 and Figure 35
RECEIVER CABLE INVERT (INVR) ²						
Propagation Delay	tinvrphl, tinvrplh		20	40	ns	$V_{ID} \ge -200 \text{ mV} \text{ or } V_{ID} \le +200 \text{ mV}$, see Figure 7

¹ Maximum data rate assumes a ratio of $t_{DR:t_{BIT}:t_{DF}}$ equal to 1:1:1, where t_{BIT} is the time duration at which a bit is settled at >90% of the signal amplitude. ² This parameter is for the ADM2763E only.

Timing Diagrams



Figure 5. Driver Enable or Disable Timing



Figure 6. Receiver Enable or Disable Timing



Figure 7. Receiver Cable Invert Timing Specification Measurement

PACKAGE CHARACTERISTICS

Table 3.

Parameter	Symbol	Min Typ	Max	Unit	Test Conditions/Comments
Resistance (Input to Output) ¹	RI-O	10 ¹³		Ω	
Capacitance (Input to Output) ¹	CI-O	2.2		рF	Test frequency = 1 MHz
Input Capacitance ²	Cı	3.0		рF	Input capacitance

¹ The device is considered a 2-terminal device. Short together Pin 1 through Pin 8 and short together Pin 9 through Pin 16 to set the device up as a 2-terminal device during testing. ² Input capacitance is from any input data pin to ground.

INSULATION AND SAFETY RELATED SPECIFICATIONS

For additional information, see www.analog.com/icouplersafety.

Table 4. Critical Safety Related Dimensions and Material Properties

Parameter	Symbol	Value	Unit	Test Conditions/Comments
Rated Dielectric Insulation Voltage		5700	V rms	1-minute duration
Minimum External Air Gap (Clearance)	L(I01)	8.3	mm	Measured from input terminals to output terminals, shortest distance through air
Minimum External Tracking (Creepage)	L(I02)	8.3	mm	Measured from input terminals to output terminals, shortest distance along body
Minimum Clearance in the Plane of the Printed Circuit Board (PCB Clearance)	L (PCB)	8.1	mm	Measured from input terminals to output terminals, shortest distance through air, line of sight, in the PCB mounting plane
Minimum Internal Gap (Internal Clearance)		43	µm min	Insulation distance through insulation
Tracking Resistance (Comparative Tracking Index)	СТІ	>600	V	DIN IEC 112/VDE 0303 Part 1
Material Group		1		Material Group (DIN VDE 0110: 1989-01, Table 1)

REGULATORY INFORMATION

Table 5.

UL (Pending)	CSA (Pending)	VDE (Pending)	CQC (Pending)
Recognized Under UL 1577 Component Recognition Protection ¹	IEC 62368-1, first edition basic insulation at 800 V rms (1131 V peak)	To be certified under DIN V VDE 0884-11 ²	Certified under CQC11-471543-2012
Single Protection, 5700 V rms	Reinforced insulation at 400 V rms (565 V peak)	Basic insulation: Working voltage (V _{IOWM}) = 1183 V rms	GB4943.1-2011: Basic insulation at 800 V rms (1131 V peak)
	IEC 60601-1 Edition 3.1:	Repetitive maximum voltage (V _{IORM}) = 1673 V peak	Reinforced insulation at 400 V rms (565 V peak)
	1 means of patient protection (MOPP), 400 V rms (565 V peak)	Surge isolation voltage (V _{IOSM}) = 10 kV peak	
	2 MOPP, 250 V rms (353 V peak)	Highest allowable overvoltage (V _{IOTM}) = 8000 V peak	
	CSA 61010-1-12 and IEC 61010-1 third edition:	Reinforced insulation: $V_{IOWM} = 1060 V \text{ rms}$,	
	Basic insulation at 300 V rms mains, 800 V rms (1131 V peak) from secondary circuit	$V_{IORM} = 1500 V peak,$ $V_{IOSM} = 6.25 kV peak,$ $V_{IOTM} = 8000 V peak$	
	Reinforced insulation at 300 V rms mains, 400 V rms (565 V peak) from secondary circuit		
File (pending)	File (pending)	File (pending)	File (pending)

¹ In accordance with UL 1577, each ADM2761E/ADM2763E is proof tested by applying an insulation test voltage \geq 6840 V rms for 1 sec. ² In accordance with DIN V VDE 0884-11, each ADM2761E/ADM2763E is proof tested by applying an insulation test voltage \geq 3137 V peak for 1 sec (partial discharge detection limit = 5 pC).

DIN V VDE 0884-11 (VDE 0884-11) INSULATION CHARACTERISTICS (PENDING)

The ADM2761E/ADM2763E are suitable for reinforced electrical isolation only within the safety limit data. Maintenance of the safety data must be ensured by means of protective circuits.

Description	Test Conditions/Comments	Symbol	Characteristic	Unit
CLASSIFICATIONS				
Installation Classification per DIN V VDE 0110 for Rated Mains Voltage				
≤600 V rms	Basic and reinforced insulation		l to IV	
≤1000 V rms	Reinforced insulation		l to III	
	Basic insulation		l to IV	
Climatic Classification			40/125/21	
Pollution Degree	DIN V VDE 0110, see Table 1		2	
VOLTAGE				
Maximum Working Insulation Voltage	Basic insulation	VIOWM	1183	V rms
	Reinforced insulation		1060	V rms
Maximum Repetitive Peak Insulation Voltage	Basic insulation	VIORM	1673	V pea
	Reinforced insulation		1500	V pea
Maximum DC Working Insulation Voltage	Basic insulation	VIOWM(DC)	1673	V dc
	Reinforced insulation		1500	V dc
Input to Output Test Voltage		VPR		
Method b1	$V_{IORM} \times 1.875 = V_{PR}$, 100% production tested, $t_m = 1$ sec, partial discharge < 5 pC		3137	V pea
Method a				
After Environmental Tests, Subgroup 1	$V_{\text{IORM}} \times 1.5 = V_{\text{pd}(m)}, t_{\text{ini}} = 60 \text{ sec, } t_m = 10 \text{ sec, partial}$ discharge < 5 pC		2510	V pea
After Input and/or Safety Test, Subgroup 2/Subgroup 3	$V_{\text{IORM}} \times 1.2 = V_{\text{pd}(m)}, t_{\text{ini}} = 60 \text{ sec, } t_m = 10 \text{ sec, partial}$ discharge < 5 pC		2008	V pea
Highest Allowable Overvoltage	Transient overvoltage, $t_{TR} = 10$ sec	VIOTM	8000	V pea
Surge Isolation Voltage, Basic	Peak voltage (V_{PEAK}) = 10 kV, 1.2 µs rise time, 50 µs, 50% fall time	VIOSM	10,000	V pea
Surge Isolation Voltage, Reinforced	V_{PEAK} = 10 kV, 1.2 μs rise time, 50 μs , 50% fall time	VIOSM	6250	V pea
SAFETY-LIMITING VALUES	Maximum value allowed in the event of a failure			
Case Temperature		Ts	150	°C
Total Power Dissipation at 25°C		Ps	1.95	W
Insulation Resistance at Ts	$V_{IO} = 500 V$	Rs	>109	Ω



Figure 8. Thermal Derating Curve for 16-Lead, Standard, Wide-Body SOIC_W, Dependence of Safety Limiting Values with Ambient Temperature per DIN V VDE 0884-11

ABSOLUTE MAXIMUM RATINGS

 $T_A = 25^{\circ}$ C, unless otherwise noted. All voltages are relative to the respective ground.

Table 7.

Parameter	Rating
V _{DD1} to GND ₁	–0.5 V to +7 V
V _{DD2} to GND ₂	–0.5 V to +7 V
Digital Input Voltage (DE, \overline{RE} , TxD and INVR) ¹	-0.3 V to V _{DD1} + 0.3 V
Digital Output Voltage (RxD)	-0.3 V to V _{DD1} + 0.3 V
Driver Output/Receiver Input Voltage	-9 V to +14 V
Operating Temperature Range	-40°C to +125°C
Storage Temperature Range	-55°C to +150°C
Lead Temperature	
Soldering (10 sec)	260°C
Vapor Phase (60 sec)	215°C
Infrared (15 sec)	220°C

¹ INVR is for the ADM2763E only.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

THERMAL RESISTANCE

Thermal performance is directly linked to PCB design and operating environment. Careful attention to PCB thermal design is required.

 θ_{JA} is the natural convection junction to ambient thermal resistance measured in a one cubic foot sealed enclosure.

Table 8. Thermal Resistance

Package Type	θ _{JA}	Unit
RW-16 ¹	63.9	°C/W

¹ Thermal impedance simulated values are based on JEDEC 2S2P thermal test board with no bias. See JEDEC JESD-51.

Table 10. Maximum Continuous Working Voltage^{1, 2}

ELECTROSTATIC DISCHARGE (ESD) RATINGS

The following ESD information is provided for handling of ESD-sensitive devices in an ESD protected area only.

Human body model (HBM) per ANSI/ESDA/JEDEC JS-001.

International Electrotechnical Commission (IEC) electromagnetic compatibility: Part 4-2 (IEC) per IEC 61000-4-2.

ESD Ratings for ADM2761E/ADM2763E

Table 9. ADM2761E/ADM2763E, 16-Lead SOIC_W

ESD Model	Withstand Threshold (V)	Class
HBM ¹	±4000	3A
IEC ²	$\geq \pm 12,000$ (contact discharge) to GND ₂	Level 4
	$\geq \pm 15,000$ (air discharge) to GND ₂	Level 4
	≥±8,000 (contact/air discharge) to GND1	Level 4 ³

 1 V_{DD1}, V_{DD2}, RxD, DE, \overline{RE} , TxD, and INVR only. Note that INVR is for the

ADM2763E only.

² Pin A, Pin B, Pin Y, and Pin Z only.

³ Limited by clearance across isolation barrier.

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

Parameter	Max	Unit	Reference Standard
AC Voltage			
Bipolar Waveform			
Basic Insulation	1673	V peak	50-year minimum lifetime
Reinforced Insulation	1173	V peak	Lifetime limited by package creepage per IEC 60664-1
Unipolar Waveform			
Basic Insulation	2710	V peak	Lifetime limited by package creepage per IEC 60664-1
Reinforced Insulation	1355	V peak	Lifetime limited by package creepage per IEC 60664-1
DC Voltage			
Basic Insulation	1660	V dc	Lifetime limited by package creepage per IEC 60664-1
Reinforced Insulation	830	V dc	Lifetime limited by package creepage per IEC 60664-1

¹ The maximum continuous working voltage refers to the continuous voltage magnitude imposed across the isolation barrier. See the Insulation Lifetime section for more details.

² Values are quoted for Material Group I, Pollution Degree II.

PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS



Table 11. ADM2761E Pin Function Descriptions

Pin No.	Mnemonic	Description
1	V _{DD1}	1.7 V to 5.5 V Flexible Primary Side Power Supply. Connect a 0.1 μ F decoupling capacitor between V _{DD1} and GND ₁ to decouple the two supplies. An additional 10 μ F decoupling capacitor can be connected between V _{DD1} and GND ₁ to improve noise immunity in noisy environments.
2, 8	GND ₁	Ground 1, Logic Side.
3	RxD	Receiver Output Data. This output is high when the differential receiver input voltage $(A - B) > -30$ mV and low when $(A - B) < -200$ mV. When the RE pin is driven high, the receiver disables and this output is tristated.
4	RE	Receiver Enable Input. RE is an active low input. Drive this input low to enable the receiver. Drive this input high to disable the receiver.
5	DE	Driver Output Enable. A high level on DE enables the driver differential outputs, A and B. A low level on DE places the outputs into a high impedance state.
6	TxD	Transmit Data Input. Data to be transmitted by the driver is applied to this input.
7, 10, 11, 14	NIC	Not Internally Connected.
9, 15	GND ₂	Isolated Ground 2 for the Integrated RS-485 Transceiver, Bus Side.
12	А	Driver Noninverting Output and Receiver Noninverting Input.
13	В	Driver Inverting Output and Receiver Inverting Input.
16	V _{DD2}	3.0 V to 5.5 V Isolated Side Power Supply. Connect a decoupling capacitor of 0.1 μ F between V _{DD2} and GND ₂ to decouple the two supplies. An additional 10 μ F decoupling capacitor can be connected between V _{DD2} and GND ₂ to improve noise immunity in noisy environments.



Pin No.	Mnemonic	Description
1	V _{DD1}	1.7 V to 5.5 V Flexible Primary Side Power Supply. Connect a 0.1 μ F decoupling capacitor between V _{DD1} and GND ₁ to decouple the two supplies. An additional 10 μ F decoupling capacitor can be connected between V _{DD1} and GND ₁ to improve noise immunity in noisy environments.
2, 8	GND1	Ground 1, Logic Side.
3	RxD	Receiver Output Data. When the INVR pin is logic low, this output is high when the differential receiver input voltage (A – B) > -30 mV and low when (A – B) < -200 mV. When the INVR pin is logic high, this output is high when (A – B) < 30 mV and low when (A – B) > 200 mV. When the \overline{RE} pin is driven high, the receiver disables and this
		output is tristated.
4	RE	Receiver Enable Input. RE is an active low input. Drive this input low to enable the receiver. Drive this input high to disable the receiver.
5	DE	Driver Output Enable. A high level on DE enables the driver differential outputs, Y and Z. A low level on DE places the outputs into a high impedance state.
6	TxD	Transmit Data Input. Data to be transmitted by the driver is applied to this input.
7	INVR	Receiver Cable Invert Input. INVR is an active high input. Drive INVR high to invert the A and B receiver inputs to correct for reversed cable installation. INVR is pulled internally to ground through a high impedance. If the cable invert function is not used, connect INVR to ground.
9, 15	GND ₂	Isolated Ground 2 for the Integrated RS-485 Transceiver, Bus Side.
10	NIC	Not Internally Connected.
11	Y	Driver Noninverting Output.
12	Z	Driver Inverting Output.
13	В	Receiver Inverting Input.
14	А	Receiver Noninverting Input.
16	V _{DD2}	3.0 V to 5.5 V Isolated Side Power Supply. Connect a decoupling capacitor of 0.1 μ F between V _{DD2} and GND ₂ to decouple the two supplies. An additional 10 μ F decoupling capacitor can be connected between V _{DD2} and GND ₂ to improve noise immunity in noisy environments.

TYPICAL PERFORMANCE CHARACTERISTICS



Figure 11. V_{DD2} Supply Current vs. Temperature, Data Rate = 500 kbps, No Load



Figure 12. V_{DD2} Supply Current vs. Temperature, Data Rate = 500 kbps, R_L = 120 Ω



Figure 13. V_{DD2} Supply Current vs. Temperature, Data Rate = 500 kbps, $R_L = 54 \Omega$



Figure 14. V_{DD2} Supply Current vs. Data Rate, $T_A = 25^{\circ}$ C, No Load







Figure 16. V_{DD2} Supply Current vs. Data Rate, $T_A = 25^{\circ}C$, $R_L = 54 \Omega$

Data Sheet







Figure 18. Driver Differential Output Voltage vs. Temperature



Figure 19. Driver Output Current vs. Driver Differential Output Voltage

ADM2761E/ADM2763E



Figure 20. Driver Output Current vs. Driver Output High Voltage



Figure 21. Driver Output Current vs. Driver Output Low Voltage



Figure 22. Driver Differential Propagation Delay vs. Temperature

Data Sheet



Figure 23. Driver Switching at 500 kbps



Figure 24. Receiver Output High Voltage vs. Receiver Output Current



Figure 25. Receiver Output Low Voltage vs. Receiver Output Current



Figure 26. Receiver Output High Voltage vs. Temperature







Figure 28. Receiver Propagation Delay vs. Temperature



Figure 29. Receiver Switching at 500 kbps

TEST CIRCUITS AND SWITCHING CHARACTERISTICS



Figure 30. Driver Voltage Measurement, |V_{OD2}|



Figure 31. Driver Voltage Measurement over Common-Mode Range, VOD3



Figure 32. Driver Propagation Delay Measurement



Figure 33. Driver Enable or Disable Time Measurement



Figure 34. Receiver Propagation Delay Time Measurement



Figure 35. Receiver Enable or Disable Time Measurement (S1 and S2 Are Switch 1 and Switch 2)



Figure 36. CMTI Test Diagram, Half-Duplex



Figure 37. CMTI Test Diagram, Full Duplex

THEORY OF OPERATION ROBUST LOW POWER DIGITAL ISOLATOR

The ADM2761E/ADM2763E feature a low power, digital isolator block to galvanically isolate the primary and secondary sides of the device. The use of coplanar transformer coils with an on or off keying modulation scheme allows a high data throughput across the isolation barrier while minimizing radiation emissions. This architecture provides a robust digital isolator with immunity to common-mode transients >250 kV/µs across the full temperature and supply range of the devices. The digital isolator circuitry features a flexible V_{DD1} power supply with an input voltage range of 1.7 V to 5.5 V.



Figure 38. Switching Correctly in the Presence of >250 kV/µs Common-Mode Transients

HIGH DRIVER DIFFERENTIAL OUTPUT VOLTAGE

The ADM2761E/ADM2763E feature a proprietary transmitter architecture with a low driver output impedance that results in an increased differential output voltage. This architecture is useful when operating the devices at lower data rates over long cable runs where the dc resistance of the transmission line dominates signal attenuation. In these applications, the increased differential voltage extends the reach of the devices to longer cable lengths. When operated as a 5 V transceiver (V_{DD2} > 4.5 V), the ADM2761E/ ADM2763E meet or exceed the PROFIBUS requirement of a minimum 2.1 V differential output voltage.

IEC 61000-4-2 ESD PROTECTION

ESD is the sudden transfer of electrostatic charge between bodies at different potentials, which is either caused by near contact or induced by an electric field. ESD has the characteristics of a high current in a short time period. The primary purpose of the IEC 61000-4-2 test is to determine system immunity to external ESD events outside the system during operation. IEC 61000-4-2 describes testing using two coupling methods: contact discharge and air discharge. Contact discharge implies a direct contact between the discharge gun and the equipment under test (EUT). During air discharge testing, the charged electrode of the discharge gun is moved toward the EUT until a discharge occurs as an arc across the air gap. The discharge gun does not make direct contact with the EUT during air discharge testing. Factors including humidity, temperature, barometric pressure, distance, and rate of approach to the EUT affect the results and repeatability of the air discharge test. The air discharge method is a more accurate representation of an actual ESD event than the contact discharge method but is not as repeatable. Therefore, contact discharge is the preferred test method. During testing, the data port is subjected to at least 10 positive and 10 negative single discharges. Test voltage selection depends on the system end environment. Figure 39 shows the 8 kV contact discharge current waveform, as described in the IEC 61000-4-2 specification. Waveform parameters include a rise times of <1 ns and a pulse widths of ~60 ns.



Figure 39. IEC 61000-4-2 ESD Waveform (8 kV)

Data Sheet

Figure 40 shows the 8 kV contact discharge current waveform from the IEC 61000-4-2 standard compared to the HBM ESD 8 kV waveform. Figure 40 shows that the two standards specify a different waveform shape and peak current (I_{PEAK}). The I_{PEAK} associated with an IEC 61000-4-2 8 kV pulse is 30 A, whereas the corresponding I_{PEAK} for HBM ESD is more than five times less at 5.33 A. The other key difference between the two standards is the rise time of the initial voltage spike. The IEC61000-4-2 ESD waveform has a faster rise time (t_R) of 1 ns compared to the 10 ns associated with the HBM ESD waveform. The amount of power associated with an IEC ESD waveform is greater than that of an HBM ESD waveform. The HBM ESD standard requires the EUT to be subjected to three positive and three negative discharges, whereas the IEC ESD standard requires the EUT to be subjected to 10 positive and 10 negative discharge tests.

The ADM2761E/ADM2763E are rated to $\geq \pm 12$ kV contact ESD protection and $\geq \pm 15$ kV air ESD protection between the RS-485 bus pins (A, B, Y, and Z) and the GND₂ pin according to the IEC 61000-4-2 standard. The isolation barrier provides ± 8 kV contact protection between the bus pins and the GND₁ pin. These devices with IEC 61000-4-2 ESD ratings are better suited for operation in harsh environments when compared to other RS-485 transceivers that state varying levels of HBM ESD protection.



TRUTH TABLES

Table 14 and Table 15 use the abbreviations shown in Table 13. V_{DD1} supplies the DE, TxD, RE, RxD, and INVR pins only. The INVR input is only present on the ADM2763E. Therefore, for the ADM2761E, treat INVR = L.

Table	13.	Truth	Table	Abbrev	iations
-------	-----	-------	-------	--------	---------

Letter	Description
Н	High level
I	Indeterminate
L	Low level
Х	Any state
Z	High impedance (off)
NC	Not connected

ADM2761E/ADM2763E

Supply Status		h	nputs	Οι	utputs
V _{DD1}	V _{DD2}	DE	TxD	A or Y	B or Z
On	On	Н	Н	Н	L
On	On	н	L	L	н
On	On	L	Х	Z	Z
Off	On	Х	Х	Z	Z
Х	Off	х	Х	Z	Z

Table 14. Transmitting Truth Table

Table 15. Receiving Truth Table

Supply	y Status	Inputs	Outputs		
V _{DD1}	V _{DD2}	A – B	INVR	RE	RxD
On	On	≥–0.03 V	L	L	Н
On	On	≤0.03 V	Н	L	Н
On	On	≤–0.2 V	L	L	L
On	On	≥0.2 V	н	L	L
On	On	-0.2 V < (A - B) < -0.03 V	L	L	I
On	On	0.03 V < (A – B) < 0.2 V	н	L	I
On	On	Inputs open or shorted	L	L	Н
On	Х	Х	х	н	Z
On	Off	Х	х	L	I
Off	Х	Х	х	Х	I

RECEIVER FAIL-SAFE

The ADM2761E/ADM2763E guarantee a logic high receiver output when the receiver inputs are shorted, open, or connected to a terminated transmission line with all drivers disabled. To achieve a fail-safe logic high output, set the receiver input threshold between -30 mV and -200 mV. If $(A - B) \ge -30 \text{ mV}$, the RxD output is logic high. If $(A - B) \le -200 \text{ mV}$, the RxD output is logic low. On the ADM2763E, to preserve the fail-safe feature when the receiver input threshold is set between 30 mV and 200 mV. In the case of a terminated bus with all transmitters disabled, the termination resistor pulls the receiver differential input voltage to 0 V, which results in a logic high RxD output with a 30 mV minimum noise margin. This feature eliminates the need for the external biasing components usually required to implement fail-safe.

These features are fully compatible with external fail-safe biasing configurations and can be used in applications with legacy devices that lack fail-safe support and in applications where additional noise margin is desired. See the AN-960 Application Note, *RS-485/RS-422 Circuit Implementation Guide*, for details on external fail-safe biasing.

DRIVER AND RECEIVER CABLE INVERSION

The ADM2763E features receiver cable inversion functionality to correct for errors during installation. This adjustment can be implemented in the software on the controller driving the RS-485 transceiver to avoid additional installation costs to fix wiring errors. The ADM2763E full duplex transceiver features a receiver cable invert pin, INVR, that can correct receiver functionality in cases where connections to the A and B pins are made incorrectly. When the receiver is inverted, the device maintains a Logic 1 receiver output with a 30 mV noise margin when inputs are shorted together or open circuit. Figure 41 shows the receiver input voltage thresholds in the inverted (INVR = V_{DD1}) and noninverted (INVR = GND₁) cases.



Figure 41. Noninverted RS-485 and Phase Inverted RS-485 Comparison

HOT SWAP INPUTS

When a circuit board is inserted into a powered (or hot) backplane, parasitic coupling from supply and ground rails to digital inputs can occur. The ADM2761E/ADM2763E contain circuitry to ensure that the RS-485 driver outputs remain in a high impedance state during power-up and then default to the correct states. For example, when V_{DD1} and V_{DD2} power up at the same time and the \overline{RE} pin is pulled low with the DE and TxD pins pulled high, the A and B outputs remain in high impedance until the outputs settle at an expected default high for the A pin and expected default low for the B pin.

192 TRANSCEIVERS ON THE BUS

The standard RS-485 receiver input impedance is 12 k Ω (1 unit load), and the standard driver can drive up to 32 unit loads. The ADM2761E and the ADM2763E transceivers have a 1/6 unit load receiver input impedance (equivalent to 72 k Ω) that allows up to 192 transceivers to be connected in parallel on one communication line. Any combination of these devices and other RS-485 transceivers with a total of 32 unit loads or fewer can be connected to the line.

DRIVER OUTPUT PROTECTION

The ADM2761E/ADM2763E have two methods to prevent excessive output current and power dissipation caused by faults or by bus contention. Current-limit protection on the output stage provides immediate protection against short circuits over the entire common-mode voltage range. In addition, a thermal shutdown circuit forces the driver outputs into a high impedance state if the die temperature rises excessively. This circuitry disables the driver outputs when a die temperature of 150°C is reached. As the devices cool, the drivers are reenabled at a temperature of 140°C.

APPLICATIONS INFORMATION PCB LAYOUT AND ELECTROMAGNETIC INTERFERENCE (EMI)

The ADM2761E/ADM2763E use a low power, on or off keying encoding scheme for robust communication with minimal radiated emissions. These devices can meet EN 55032 and CISPR 32 Class B requirements with margin on a standard 2-layer PCB, without the need for complex and area intensive layout techniques.

MAXIMUM DATA RATE vs. AMBIENT TEMPERATURE

Under a large current load, power dissipation within the transceiver can limit the maximum ambient temperature achievable while retaining a silicon junction temperature below 150°C. This internal power dissipation is related to application conditions such as supply voltage configuration, switching frequency, effective load on the RS-485 bus, and the amount of time the transceiver is in transmit mode. Thermal performance also depends on the PCB design and thermal characteristics of a system.

In applications with a fully loaded RS-485 bus (equivalent to 54 Ω bus resistance) operating with a V_{DD2} supply of 5 V \pm 10%, for high temperature applications above 85°C, it is recommended to limit the transmitter data rate to 300 kbps. The θ_{IA} of the package can be used in conjunction with the typical performance curves for V_{DD2} supply current to calculate the maximum data rate for a given ambient temperature.

ISOLATED PROFIBUS SOLUTION

The ADM2761E/ADM2763E have a driver that meets the requirements of an isolated PROFIBUS node. When operating the ADM2761E/ADM2763E as a PROFIBUS transceiver, ensure that the V_{DD2} power supply is a minimum of 4.5 V. The ADM2761E/ADM2763E are acceptable for use in PROFIBUS applications as a result of the following characteristics:

- The output driver meets or exceeds the PROFIBUS differential output requirements. To ensure that the transmitter differential output does not exceed 7 V p-p over all conditions, place 10 Ω resistors in series with the A and B transmitter outputs.
- Low bus pin capacitance of 28 pF.
- Class I (no loss of data) immunity to IEC61000-4-4 electrical fast transients (EFTs) up to ±1 kV with respect to the GND₂ pin can be achieved using a PROFIBUS shielded cable. IEC 61000-4-4 Class I to up ±3 kV can be achieved with the addition of a 470 pF capacitor connected between the GND₁ pin and the RxD output pin.

EMC, EFT, AND SURGE

In applications where additional levels of protection against IEC61000-4-5 EFT or IEC61000-4-4 surge events are required, external protection circuits can be added to enhance the EMC robustness of the devices. See Figure 42 for a recommended EMC protection circuit that uses a series of SM712 transient voltage suppressors (TVS) and 10 Ω pulse proof resistors to achieve Level 2 IEC61000-4-5 surge protection and an excess of Level 4 IEC 61000-4-2 ESD and IEC61000-4-4 EFT protection. Table 16 and Table 17 list the recommended protection components and protection levels for this circuit.



Figure 42. Isolated RS-485 Solution with ESD, EFT, and Surge Protection

Table 16. Recommended Components for ESD, EFT, andSurge Protection Solution

Recommended Components	Part Number		
TVS	CDSOT23-SM712		
10 Ω Pulse Proof Resistors	CRCW060310R0FKEAHP		

Table 17. Protection Levels with Recommend Circuit

EMC Standard	Protection Level (kV)			
ESD—Contact (IEC 61000-4-2)	$\geq \pm 30$ (exceeds Level 4)			
ESD—Air (IEC 61000-4-2)	$\geq \pm 30$ (exceeds Level 4)			
EFT (IEC 61000-4-4)	≥±4 (exceeds Level 4)			
Surge (IEC 61000-4-5)	≥±1 (Level 2)			

INSULATION LIFETIME

All insulation structures eventually break down when subjected to voltage stress over a sufficiently long period of time. The rate of insulation degradation depends on the characteristics of the voltage waveform applied across the insulation and on the materials and material interfaces.

The two types of insulation degradation of primary interest are breakdown along surfaces exposed to the air and insulation wear out. Surface breakdown is the phenomenon of surface tracking and is the primary determinant of surface creepage requirements in system level standards. Insulation wear out is the phenomenon where charge injection or displacement currents inside the insulation material cause long-term insulation degradation.

Surface Tracking

Surface tracking is addressed in electrical safety standards by setting a minimum surface creepage based on the working voltage, the environmental conditions, and the properties of the insulation material. Safety agencies perform characterization testing on the surface insulation of components to allow the components to be categorized in different material groups. Lower material group ratings are more resistant to surface tracking and can provide adequate lifetime with smaller creepage. The minimum creepage for a given working voltage and material group is in each system level standard and is based on the total rms voltage across the isolation, pollution degree, and material group. See Table 4 for the material group and creepage information for the ADM2761E/ADM2763E isolated RS-485 transceivers.

Insulation Wear Out

The lifetime of insulation caused by wear out is determined by the insulation thickness, the material properties, and the voltage stress applied across the insulation. Ensure that the product lifetime is adequate at the application working voltage. The working voltage supported by an isolator for wear out may not be the same as the working voltage supported for tracking. The working voltage applicable to tracking is specified in most standards.

Testing and modeling show that the primary driver of long-term degradation is displacement current in the polyimide insulation, which causes incremental damage. The stress on the insulation can be divided into broad categories such as dc stress and ac component, time varying voltage stress. DC stress causes little wear out because there is no displacement current. AC component, time varying voltage stress causes wear out. The ratings in certification documents are typically based on 60 Hz sinusoidal stress to reflect isolation from the line voltage. However, many practical applications have combinations of 60 Hz ac and dc across the barrier, as shown in Equation 1. Because only the ac portion of the stress causes wear out, the equation can be rearranged to solve for the ac rms voltage, as shown in Equation 2. For insulation wear out with the polyimide materials used in these products, the ac rms voltage determines the product lifetime.

$$V_{RMS} = \sqrt{V_{ACRMS}^2 + V_{DC}^2} \tag{1}$$

or

$$V_{ACRMS} = \sqrt{V_{RMS}^{2} - V_{DC}^{2}}$$
(2)

where:

 V_{RMS} is the total rms working voltage. $V_{AC RMS}$ is the time varying portion of the working voltage. V_{DC} is the dc offset of the working voltage.

Calculation and Use of Parameters Example

The following example frequently arises in power conversion applications. Assume that the line voltage on one side of the isolation is 240 V ac rms and a 400 V dc bus voltage is present on the other side of the isolation barrier. The isolator material is polyimide. To establish the critical voltages in determining the creepage, clearance, and lifetime of a device, see Figure 43, Equation 3, and Equation 4, where V_{PEAK} is the peak voltage.



Figure 43. Critical Voltage Example

For this example, V_{RMS} from Equation 1 is calculated as follows:

$$V_{RMS} = \sqrt{240^2 + 400^2} = 466 \, \mathrm{V} \tag{3}$$

This V_{RMS} value is the working voltage used together with the material group and pollution degree when looking up the creepage required by a system standard.

To determine if the lifetime is adequate, obtain $V_{AC RMS}$. To calculate $V_{AC RMS}$ for this example, use Equation 2 as follows:

$$V_{ACRMS} = \sqrt{466^2 - 400^2} = 240 \text{ V rms}$$
 (4)

In this case, $V_{AC\,RMS}$ is the line voltage of 240 V rms. This calculation is more relevant when the waveform is not sinusoidal. The $V_{AC\,RMS}$ value is compared to the limits for the working voltage in Table 10 for the expected lifetime (which is less than a 60 Hz sine wave) and is well within the limit for a 50-year service life.

Note that the dc working voltage limit is set by the creepage of the package, as specified in IEC 60664-1. This dc value can differ for specific system level standards.

OUTLINE DIMENSIONS



Dimensions shown in minimeters and

ORDERING GUIDE

		1			
Model ¹	Data Rate (Mbps)	Duplex	Temperature Range	Package Description	Package Option
ADM2761EBRWZ	0.5	Half	-40°C to +125°C	16-Lead SOIC_W	RW-16
ADM2761EBRWZ-RL7	0.5	Half	-40°C to +125°C	16-Lead SOIC_W	RW-16
ADM2763EBRWZ	0.5	Full	-40°C to +125°C	16-Lead SOIC_W	RW-16
ADM2763EBRWZ-RL7	0.5	Full	-40°C to +125°C	16-Lead SOIC_W	RW-16
EVAL-ADM2761EEBZ				Half-Duplex Evaluation Board	
EVAL-ADM2763EEBZ				Full Duplex Evaluation Board	

 1 Z = RoHS Compliant Part.

©2020 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D22795-6/20(0)



www.analog.com

Rev. 0 | Page 24 of 24