March 1998 Revised October 2004 74VCX16500 Low Voltage 18-Bit Universal Bus

# FAIRCHILD

SEMICONDUCTOR

# 74VCX16500 Low Voltage 18-Bit Universal Bus Transceivers with 3.6V Tolerant Inputs and Outputs

### **General Description**

The VCX16500 is an 18-bit universal bus transceiver which combines D-type latches and D-type flip-flops to allow data flow in transparent, latched, and clocked modes.

Data flow in each direction is controlled by output-enable (OEAB and OEBA), latch-enable (LEAB and LEBA), and clock (CLKAB and CLKBA) inputs. For A-to-B data flow, the device operates in the transparent mode when LEAB is HIGH. When LEAB is LOW, the A data is latched if CLKAB is held at a HIGH or LOW logic level. If LEAB is LOW, the A bus data is stored in the latch/flip-flop on the HIGH-to-LOW transition of CLKAB. When OEAB is HIGH, the outputs are active. When OEAB is LOW, the outputs are in a highimpedance state.

Data flow for B to A is similar to that of A to B but uses OEBA, LEBA, and CLKBA. The output enables are complementary (OEAB is active HIGH and OEBA is active LOW).

#### **Features**

- 1.4V to 3.6V V<sub>CC</sub> supply operation
- 3.6V tolerant inputs and outputs ■ t<sub>PD</sub> (A to B, B to A)

2.9 ns max for 3.0V to 3.6V  $V_{CC}$ 

- Power-down high impedance inputs and outputs
- Supports live insertion/withdrawal (Note 1)
- Static Drive (I<sub>OH</sub>/I<sub>OL</sub>)
- ±24 mA @ 3.0V V<sub>CC</sub>
- Uses patented noise/EMI reduction circuitry
- Latchup performance exceeds 300 mA
- ESD performance:
  - Human body model > 2000V

### **Ordering Code:**

V <sub>CC</sub> applications w The 74VCX16500 technology to achie ing low CMOS pov	ith I/O capability up is fabricated with a eve high speed oper ver dissipation.	an advanced CMOS ation while maintain-
Order Number	Package Number	- · ·
74VCX16500MTD	MTD56	56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide

# 74VCX16500

Connection	Diagram		
0EAB —	1 2	56	— GND
LEAB —		55	— CLKAB
A <sub>1</sub>	3	54	— В <sub>1</sub>
gnd —	4	53	— GND
A <sub>2</sub> —	5	52	— B <sub>2</sub>
^3	6	51	— в <sub>з</sub>
	7	50	— v <sub>сс</sub>
A <sub>4</sub> —	8	49	— в <sub>4</sub>
A <sub>5</sub> —	9	48	— в <sub>5</sub>
A <sub>6</sub> —	1 <b>0</b>	47	— B <sub>6</sub>
GND —	11	46	— GND
A7 -	12 13	45 44	— B <sub>7</sub>
A <sub>8</sub> — A <sub>9</sub> —	14	43	— В <sub>8</sub> — В <sub>9</sub>
A <sub>10</sub>	15	42	— В <sub>10</sub>
	16	41	— В <sub>11</sub>
A <sub>12</sub> —	17	40	— B <sub>1 2</sub>
GND —	18	39	— GND
A <sub>1 3</sub>	19	38	— В <sub>1 3</sub>
	20	37	— В <sub>1 4</sub>
A <sub>15</sub> —	21	36	— в <sub>15</sub>
V <sub>CC</sub> —	22	35	— v <sub>сс</sub>
A <sub>16</sub> —	23	34 33	— B <sub>16</sub>
A <sub>17</sub> —	24	32	— B <sub>17</sub>
GND —	25		— GND
А <sub>18</sub> —	26	31	— В <sub>18</sub>
ОЕВА —	27	30	— CLKBA
LEBA —	28	29	— GND

# **Pin Descriptions**

Pin Names	Description
OEAB	Output Enable Input for A to B Direction (Active HIGH)
OEBA	Output Enable Input for B to A Direction (Active LOW)
LEAB, LEBA	Latch Enable Inputs
CLKAB, CLKBA	Clock Inputs
A <sub>1</sub> -A <sub>18</sub>	Side A Inputs or 3-STATE Outputs
B <sub>1</sub> –B <sub>18</sub>	Side B Inputs or 3-STATE Outputs

### Function Table (Note 2)

	Inp	Outputs		
OEAB	EAB LEAB CLKAB		A <sub>n</sub>	B <sub>n</sub>
L	Х	х	Х	Z
н	н	х	L	L
н	н	х	н	н
н	L	$\downarrow$	L	L
н	L	$\downarrow$	н	н
н	L	н	Х	B <sub>0</sub> (Note 3)
н	L	L	Х	B <sub>0</sub> (Note 4)

H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial (HIGH or LOW, inputs may not float) Z = High Impedance

Note 2: A-to-B data flow is shown; B-to-A flow is similar but uses  $\overline{\text{OEBA}}$ , LEBA and CLKBA.  $\overline{\text{OEBA}}$  is active LOW.

Note 3: Output level before the indicated steady-state input conditions were established.

Note 4: Output level before the indicated steady-state input conditions were established, provided that CLKAB was LOW before LEAB went LOW.



# Absolute Maximum Ratings(Note 5)

		Cor
Supply Voltage (V <sub>CC</sub> )	-0.5V to +4.6V	00
DC Input Voltage (VI)	-0.5V to +4.6V	Pow
Output Voltage (V <sub>O</sub> )		Op
Outputs 3-STATED	-0.5V to +4.6V	Input
Outputs Active (Note 6)	–0.5 to $V_{CC}^{} + 0.5 \text{V}$	Outp
DC Input Diode Current ( $I_{IK}$ ) $V_I < 0V$	–50 mA	Οι
DC Output Diode Current (I <sub>OK</sub> )		Οι
V <sub>O</sub> < 0V	–50 mA	Outp
$V_{O} > V_{CC}$	+50 mA	VC
DC Output Source/Sink Current		Vc
(I <sub>OH</sub> /I <sub>OL</sub> )	±50 mA	VC
DC $V_{CC}$ or Ground Current per		VC
Supply Pin (I <sub>CC</sub> or Ground)	±100 mA	Free
Storage Temperature Range (T <sub>STG</sub> )	$-65^{\circ}C$ to $+150^{\circ}C$	Minir

Recommended Operatin Conditions (Note 7)	g
Power Supply	
Operating	1.4V to 3.6V
Input Voltage	-0.3V to 3.6V
Output Voltage (V <sub>O</sub> )	
Output in Active States	0V to V <sub>CC</sub>
Output in 3-STATE	0.0V to 3.6V
Output Current in I <sub>OH</sub> /I <sub>OL</sub>	
$V_{CC} = 3.0V$ to 3.6V	±24 mA
$V_{CC} = 2.3V$ to 2.7V	±18 mA
V <sub>CC</sub> = 1.65V to 2.3V	±6 mA
$V_{CC} = 1.4V$ to 1.6V	±2 mA
Free Air Operating Temperature (T <sub>A</sub> )	$-40^{\circ}C$ to $+85^{\circ}C$
Minimum Input Edge Rate ( $\Delta t/\Delta V$ )	
$V_{\text{IN}} = 0.8 \text{V}$ to 2.0V, $V_{\text{CC}} = 3.0 \text{V}$	10 ns/V

Note 5: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the Absolute Maximum Ratings. The Recommended Operating Conditions tables will define the conditions for actual device operation.

Note 6:  $\mathsf{I}_{\mathsf{O}}$  Absolute Maximum Rating must be observed.

Note 7: Floating or unused pin (inputs or I/O's) must be held HIGH or LOW.

# **DC Electrical Characteristics**

Symbol	Parameter	Conditions	v <sub>cc</sub> (V)	Min	Max	Units
VIH	HIGH Level Input Voltage		2.7 - 3.6	2.0		
			2.3 - 2.7	1.6		v
			1.65 - 2.3	$0.65 \mathrm{x} \mathrm{V}_{\mathrm{CC}}$		v
			1.4 - 1.6	$0.65 \ \mathrm{x} \ \mathrm{V_{CC}}$		
VIL	LOW Level Input Voltage		2.7 - 3.6		0.8	
			2.3 - 2.7		0.7	v
			1.65 - 2.3		$0.35 \times V_{CC}$	v
			1.4 - 1.6		$0.35 \times V_{CC}$	
V <sub>OH</sub>	HIGH Level Output Voltage	I <sub>OH</sub> = -100 μA	2.7 - 3.6	V <sub>CC</sub> - 0.2		
		$I_{OH} = -12 \text{ mA}$	2.7	2.2		
		I <sub>OH</sub> = -18 mA	3.0	2.4		
		$I_{OH} = -24 \text{ mA}$	3.0	2.2		
		I <sub>OH</sub> = -100 μA	2.3 - 2.7	V <sub>CC</sub> - 0.2		
		$I_{OH} = -6 \text{ mA}$	2.3	2.0		V
		$I_{OH} = -12 \text{ mA}$	2.3	1.8		v
		I <sub>OH</sub> = -18 mA	2.3	1.7		
		I <sub>OH</sub> = -100 μA	1.65 - 2.3	V <sub>CC</sub> - 0.2		
		$I_{OH} = -6 \text{ mA}$	1.65	1.25		
		I <sub>OH</sub> = -100 μA	1.4 - 1.6	V <sub>CC</sub> - 0.2		
		$I_{OH} = -2 \text{ mA}$	1.4	1.05		

Symbol	Parameter	Conditions	V <sub>cc</sub> (V)	Min	Max	Units
/ <sub>OL</sub>	LOW Level Output Voltage	I <sub>OL</sub> = 100 μA	2.7 - 3.6		0.2	
		I <sub>OL</sub> = 12 mA	2.7		0.4	
		I <sub>OL</sub> = 18 mA	3.0		0.4	
		I <sub>OL</sub> = 24 mA	3.0		0.55	
		I <sub>OL</sub> = 100 μA	2.3 - 2.7		0.2	
		I <sub>OL</sub> = 12 mA	2.3		0.4	V
		I <sub>OL</sub> = 18 mA	2.3		0.6	
		I <sub>OL</sub> = 100 μA	1.65 - 2.3		0.2	
		$I_{OL} = 6 \text{ mA}$	1.65		0.3	
		I <sub>OL</sub> = 100 μA	1.4 - 1.6		0.2	
		$I_{OL} = 2 \text{ mA}$	1.4		0.35	
I	Input Leakage Current	$0V \le V_1 \le 3.6V$	2.7 - 3.6		±5.0	μA
oz	3-STATE Output Leakage	$0V \le V_O \le 3.6V$	1.4 - 3.6		±10.0	
		$V_I = V_{IH}$ or $V_{IL}$	1.4 - 3.0		±10.0	μA
OFF	Power Off Leakage Current	$0V \le (V_I, V_O) \le 3.6V$	0		10.0	μA
сс	Quiescent Supply Current	$V_I = V_{CC}$ or GND	1.4 - 3.6		20.0	
		$V_{CC} \leq (V_I, V_O) \leq 3.6V$ (Note 8)	1.4 - 3.6		±20.0	μA
Alcc	Increase in I <sub>CC</sub> per Input	$V_{IH} = V_{CC} - 0.6V$	2.7 - 3.6		750	μA

Note 8: Outputs disabled or 3-STATE only.

			V <sub>CC</sub>	$T_A = -40^{\circ}C$ to $+85^{\circ}C$			Figure
Symbol	Parameter	Conditions	(V)	Min	Max	Units	Number
f <sub>MAX</sub>	Maximum Clock Frequency	$C_{L} = 30 \text{ pF}, R_{L} = 500\Omega$	3.3 ± 0.3	250			
WINO			$2.5\pm0.2$	200			
			$1.8 \pm 0.15$	100		MHz	
		$C_{L} = 15 \text{ pF}, R_{L} = 500 \Omega$	1.5 ± 0.1	80.0			
t <sub>PHL</sub>	Propagation Delay	$C_{L} = 30 \text{ pF}, R_{L} = 500\Omega$	$3.3\pm0.3$	0.6	2.9		
t <sub>PLH</sub>	Bus-to-Bus		$2.5\pm0.2$	0.8	3.5		Figure 1, 2
			$1.8\pm0.15$	1.5	7.0	ns	1, 2
		$C_L = 15 \text{ pF}, R_L = 2k\Omega$	1.5 ± 0.1	1.0	14.0		Figure: 5, 6
t <sub>PHL</sub>	Propagation Delay	$C_{L} = 30 \text{ pF}, R_{L} = 500\Omega$	$3.3\pm0.3$	0.6	4.2		
t <sub>PLH</sub>	Clock-to-Bus	2 7 2	$2.5\pm0.2$	0.8	5.3		Figure
			$1.8\pm0.15$	1.5	9.8	ns	1, 2
		$C_{L} = 15 \text{ pF}, R_{L} = 500\Omega$	1.5 ± 0.1	1.0	19.6		
t <sub>PHL</sub>	Propagation Delay	$C_{L} = 30 \text{ pF}, R_{L} = 500\Omega$	$3.3\pm0.3$	0.6	3.8		
t <sub>PLH</sub>	LE-to-Bus		$2.5\pm0.2$	0.8	4.9		Figure 1, 2
			$1.8\pm0.15$	1.5	9.8	ns	1, 2
		$C_L = 15 \text{ pF}, R_L = 500\Omega$	$1.5 \pm 0.1$	1.0	19.6		
t <sub>PZL</sub>	Output Enable Time	$C_L = 30 \text{ pF}, R_L = 500\Omega$	$3.3\pm0.3$	0.6	3.8		
t <sub>PZH</sub>			$2.5\pm0.2$	0.8	4.9		Figure 1, 3, 4
			$1.8\pm0.15$	1.5	9.8	ns	1, 3, -
		$C_L = 15 \text{ pF}, R_L = 2k\Omega$	$1.5\pm0.1$	1.0	19.6		Figure 7, 9, 1
t <sub>PLZ</sub>	Output Disable Time	$C_L = 30 \text{ pF}, \text{ R}_L = 500\Omega$	$3.3\pm0.3$	0.6	3.7		
t <sub>PHZ</sub>			$2.5\pm0.2$	0.8	4.2		Figure 1, 3, 4
			$1.8\pm0.15$	1.5	7.6	ns	1, 0, -
		$C_L = 15 \text{ pF}, R_L = 2k\Omega$	1.5 ± 0.1	1.0	15.2		Figure 7, 9, 1
t <sub>S</sub>	Setup Time	$C_L = 30 \text{ pF}, R_L = 500\Omega$	$3.3\pm0.3$	1.5			
			$2.5\pm0.2$	1.5		ns	Figure
			$1.8\pm0.15$	2.5		115	rigule
		$C_L = 15 \text{ pF}, R_L = 500\Omega$	$1.5 \pm 0.1$	3.0			
t <sub>H</sub>	Hold Time	$C_L = 30 \text{ pF}, \text{ R}_L = 500 \Omega$	$3.3\pm0.3$	1.0			
			$2.5\pm0.2$	1.0		ns	Figure
			$1.8\pm0.15$	1.0		110	riguio
		$C_L = 15 \text{ pF}, \text{ R}_L = 500 \Omega$	$1.5\pm0.1$	2.0			
t <sub>W</sub>	Pulse Width	$C_L = 30 \text{ pF}, \text{ R}_L = 500 \Omega$	$3.3\pm0.3$	1.5			
			$2.5\pm0.2$	1.5		ns	Figure
			$1.8\pm0.15$	4.0			. gane
		$C_L = 15 \text{ pF}, \text{ R}_L = 500 \Omega$	$1.5\pm0.1$	4.0			
t <sub>OSHL</sub>	Output to Output Skew	$C_L = 30 \text{ pF}, \text{ R}_L = 500\Omega$	$3.3\pm0.3$		0.5		
t <sub>OSLH</sub>	(Note 10)		$2.5\pm0.2$		0.5	ns	
			$1.8\pm0.15$		0.75		
	1	$C_L = 15 \text{ pF}, R_L = 2k\Omega$	$1.5 \pm 0.1$		1.5		

Note 9: For  $C_L$  = 50pF, add approximately 300ps to the AC maximum specification.

Note 10: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t<sub>OSHL</sub>) or LOW-to-HIGH (t<sub>OSLH</sub>).

Symbol	Parameter	Conditions		V <sub>cc</sub>	$T_A = +25^{\circ}C$	Units
Oymbol	i arameter		e e maine ne		Typical	
V <sub>OLP</sub>	Quiet Output Dynamic	C <sub>L</sub> = 3	0 pF, $V_{IH} = V_{CC}$ , $V_{IL} = 0V$	1.8	0.25	
	Peak V <sub>OL</sub>			2.5	0.6	V
				3.3	0.8	
V <sub>OLV</sub>	Quiet Output Dynamic C <sub>L</sub> =		0 pF, $V_{IH} = V_{CC}$ , $V_{IL} = 0V$	1.8	-0.25	
	Valley V <sub>OL</sub>			2.5	-0.6	V
				3.3	-0.8	
V <sub>OHV</sub>	Quiet Output Dynamic	$C_L = 30 \text{ pF}, \text{ V}_{IH} = \text{V}_{CC}, \text{ V}_{IL} = 0 \text{V}$		1.8	1.5	
	Valley V <sub>OH</sub>			2.5	1.9	V
				3.3	2.2	
Capa	Citance Parameter		Conditions		T <sub>A</sub> = +25°C	Units
	Input Capacitance		$V_I = 0V \text{ or } V_{CC}$		6.0	pF
C <sub>IN</sub>			V <sub>CC</sub> = 1.8V, 2.5V, or 3.3V,		6.0	μr
C <sub>IN</sub> C <sub>I/O</sub>	Output Capacitance		$V_{CC} = 1.8V, 2.5V, \text{ or } 3.3V,$ $V_I = 0V, \text{ or } V_{CC},$ $V_{CC} = 1.8V, 2.5V \text{ or } 3.3V$		7.0	pF

74VCX16500





74VCX16500

